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Abstract
The ever increasing demand for low power DSP applications has directed researchers to
contemplate a variety of potential approaches in different contexts. Since DSP algorithms
heavily rely on multiplication, there are growing demands for more efficient multiplication
structures. In this regard, using some alternative number systems, which inherently are
capable of reducing the hardware complexity, have been studied. The Multi-Dimensional
Logarithmic Number System (MDLNS), a multi-digit and multi-base extension to the Log-
arithmic Number System (LNS), is considered as an alternative to the traditional binary
representation for selected applications. The MDLNS provides a reduction in the size of
the number representation with a non-linear mapping and promises a lower cost realiza-
tion of arithmetic operations with a reduced hardware complexity. In addition, using the
recursive multiplication technique, which refers to the published multiplication algorithm
that uses smaller multipliers to implement a larger operation, reduces the size of operands
and corresponding partial additions. As part of this research, 2DLNS-based multiplica-
tion architectures with two different levels of recursion are presented. These architectures
combine some of the flexibility of software with the high performance of hardware by im-
plementing the recursive multiplication schemes on a 2DLNS processing structure. These
implementations demonstrate the efficiency of 2DLNS in DSP applications and show out-
vi
ABSTRACT
standing results in terms of operation delay and dynamic power consumption. We also
demonstrate the application of recursive 2DLNS multipliers to reconfigurable multiplica-
tion architectures. These architectures are able to perform single and double precision
multiplication, as well as fault tolerant and dual throughput single precision operations.
Modern DSP processors, such as those used in hand-held devices, may find considerable
benefit from these high-performance, low-power, and high-speed reconfigurable architec-
tures. In the final part of this research work, recursive 2DLNS multiplication architectures
have been applied to a FIR filter structure. These implementations show considerable im-
provement to their binary counterparts in terms of VLSI area and power consumption.
vii
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In most real-time Digital Signal Processing (DSP) applications, high performance is a
prime target. Here, performance may be interpreted as a combination of speed, power
consumption, precision, and VLSI area efficiency.
The dynamic range of the data usually used in DSP may be best suited to floating-point
representations, but the dynamic range of floating-point comes to the cost of lower preci-
sion and increased complexity.
The Logarithmic Number System (LNS) is one alternative approach to conventional floating-
point for performing real arithmetic, enabling multiplication, division, exponentiation, and
square root in a fixed-point representation. The use of 16-bit LNS arithmetic was originally
proposed as an alternative to 16-bit fixed-point digital filtering applications by Kingsbury
and Rayner in 1971 [1]. In LNS, logarithmic bit rate compression also significantly reduces
the interconnections, and storage requirements [2]. However, these advantages come at the
1
1. INTRODUCTION
cost of complicated and inexact addition and subtraction, as well as the need to convert
between binary and logarithmic formats [3].
Using Analog to Digital Converters (ADC), that benefit from the exponential current-
voltage characteristics of bipolar transistors or MOS transistors operating in weak inver-
sion, provides a natural logarithmic input to an LNS system.
Conversion from a binary number system traditionally is accomplished by using look-up
tables. These tables should cover the entire dynamic range in order to maintain conversion
accuracy; this requirement can make the size of the tables unreasonably large. Therefore,
researchers have been encouraged to pursue some alternative solutions. A very early ap-
proach by Mitchell finds an approximate logarithm of a binary number by a piece-wise
fitting approach using a process of shifts and counting. The logarithms are accurate for
powers of 2 inputs with a straight line approximation between these values for other inputs.
This causes an error which can be reduced by a variety of correction schemes [4, 5].
Addition and subtraction are the bottleneck of every LNS circuit, for which there are many
implementation techniques that trade off area, latency and accuracy. The central diffi-
culty in implementing logarithmic addition and subtraction is the need to approximate two
non-linear functions which have traditionally been performed using look-up tables. The
algorithms presented in the literature that attempt to reduce the size and the complexity of
these tables, usually cause additional overhead in critical path or hardware costs [6]. For
larger word lengths, it is not efficient to store the entire range of values, and so interpo-
lation techniques have been developed to reduce storage size using several smaller tables
with some extra computation required. This procedure tends to introduce additional er-
ror, and the entire process is time consuming [7]. Efficient approximations of a non-linear
function using small look-up tables, suggests the use of a Taylor series approach. In [6],
a first-order Taylor series approximation is used for interpolation, with techniques being




In this regard, two techniques were presented in [8]; linear approximation by using different-
sized approximation intervals and non-linear compression, which reduces table spaces by
sorting the difference between the exact value of the function and a linear approximation
across smaller regions where the function is more non-linear. In [9], the error caused by
interpolation is simultaneously evaluated and accumulated into the result; thereby the error
is corrected with a delay of one extra carry save adder stage.
Coleman et al. were the first research group to start with the design and implementation of
an LNS Arithmetic and Logical Unit (ALU) [9]. They examined some practical DSP appli-
cations and then applied it to an LNS Microprocessor [10]. The essence of their work was to
develop an efficient algorithm for logarithmic addition and subtraction. It has been claimed
that their European Logarithmic Microprocessor (ELM), as the first microprocessor de-
vice to use the LNS instead of floating-point for real arithmetic, delivers approximately
two fold improvements in speed and accuracy [11]. The main idea in ELM is that given
an LNS addition and subtraction procedure capable of operating with speed and accuracy
at least equivalent to that of floating-point, the system can offer an overall advantage for
arithmetic operations [12].
Another LNS ALU design has been presented in [13]. This design takes benefit from an
interpolator that accepts both positive and negative arguments with a new addition scheme
which reduces the critical path and provides a shorter latency. The three methods of in-
terpolation, multipartite tables and co-transformation for LNS addition and subtraction
have been compared in [14]. In this research work, a library for a novel version of co-
transformation was also proposed that provides more accurate results at the cost of an
increase in the latency of the hardware.
There are not many publications of LNS research work that covers the 64-bit floating-point
case. In [15] two algorithms have been used to implement a 64-bit LNS arithmetic unit
within a conventional microprocessor. One algorithm uses higher-order Taylor series and
interpolation, and the other one is based on a CORDIC engine and the authors show that
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the latter design is superior.
Considering all the above, it can be concluded that LNS architectures are perfectly
suited for low-power and low-precision DSP problems. The major drawback of LNS are
the needs to implementing efficient techniques for data conversion and logarithmic addi-
tion and subtraction. This will be a major challenge, particularly in double-precision data
widths.
The Multi-Dimensional Logarithmic Number System (MDLNS), which has some sim-
ilar properties to the classical LNS, provides more degrees of freedom by the virtue of
having multiple orthogonal bases, and the added advantage of the use of multiple dig-
its. The MDLNS provides a larger dynamic range compared to binary representation with
more precise mapping of binary data. Therefore, it has found initial applications in the im-
plementation of special DSP systems, where the parallel operations on independent bases
greatly reduces both the hardware and the connectivity of the architecture [16].
In MDLNS the conversions will be performed using some special look-up tables, which
are considerably smaller than their LNS counterparts. By combining MDLNS architectures
with “Recursive Structures” [17], both conversion and MDLNS arithmetic are efficiently
accomplished, even for double-precision data widths.
In this research work new and efficient techniques to perform arithmetic operations on
2DLNS representations will be presented. The concept of recursive multiplication has
been applied to 2DLNS structures, resulting in efficient digital multipliers in terms of
VLSI area and power consumption. The application of these structures to reconfigurable
architectures have been implemented. The term reconfigurable architecture in this
work refers to the capability of hardware to be modularly partitioned for an optimum oper-
ation based on the setting regulated by the software. In this way, some parts of the circuit
4
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are shut down when they are not in use, which leads to lower power consumption and, in
special cases, some times less latency and better performance. Finally, a 2DLNS Finite
Impulse Response (FIR) filter is implemented using the 2DLNS-based recursive multipli-
cation structure. These applications demonstrate the superiority of 2DLNS designs in terms
of VLSI area and power consumption.
In order to maintain simplicity in our designs, we have restricted our representations
to 2 orthogonal bases (2DLNS), which are sufficient to provide desired precision in most
applications [18].
1.2 Thesis Objectives
The work presented in this thesis conforms to the following objectives:
1. Developing new and more efficient 2DLNS-based multiplication schemes on 2DLNS
platform
2. Implementing reconfigurable architectures relying on 2DLNS multiplication due to
its structural modularity
3. Examining potential applications in multiplication intensive algorithms in a variety
of data widths
1.3 Thesis Organization
This thesis is organized into seven chapters and one appendix. Chapter 2 provides back-
ground material on MDLNS by covering the representation, its concept and properties, and
conversion techniques. Chapter 3 consists of the details of 2DLNS arithmetic, including
developed algorithms for addition, subtraction , and multiplication. Chapter 4 contains the
5
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design flow of two recursive 2DLNS-based multiplication architectures. These structures
will be used as building blocks in reconfigurable multiplication architectures which are ex-
plained in Chapter 5. As another DSP application, a FIR filter is designed and implemented
in Chapter 6. This chapter also provides a comparison between binary, 2DLNS-based, and
recursive 2DLNS-based designs. The 2DLNS-based designs have been described in de-
tail, including their architectures, hierarchy of components, and interfaces. The functional
behavior of the components are described at the Register Transfer Level (RTL). The chap-
ter continues with the synthesis of the HDL modules, and the final results are illustrated.
Chapter 7 concludes this thesis and provides recommendations for future work. The HDL
codes of one of the designs presented in Chapter 6 and corresponding auxiliary packages





In this chapter, the most important concepts in MDLNS will be reviewed, including data
representation, and mathematical operations. Conversion between MDLNS and binary
representations is also discussed.
2.1 Introduction
In the area of DSP a continuing demand exists for more efficient processing algorithms.
Modern processing structures should preferably be more compact, high speed, and low
power. DSP systems manipulate signals as a sequence of numbers, and usually require
massive arithmetic computations to perform algorithms. These kinds of applications are
mostly dominated by multiplication. Multipliers are fundamental arithmetic units in mod-
ulation, filtering and in the Discrete Fourier Transform (DFT), and consume a considerable
7
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amount of hardware and power.
An active area of research is therefore to find techniques for performing multiplication with
lower hardware complexity and attendant power reduction. Furthermore, some DSP appli-
cations require a more precise mapping of data, particularly for smaller values, such as
less than 1 coefficients in an FIR filter, which requires either a large integer (binary) word,
or the use of a more flexible floating point arithmetic. The latter represents a non-linear
approach to number representation with a finite word length, and there are alternatives
to such an approach for dedicated applications [1, 19–23]. One of these alternatives, the
classic Logarithmic Number System (LNS), has been extensively studied for dedicated
applications such as DSP. It allows representation of a much larger dynamic range than
the equivalent number of bits in integer binary, along with the property of more accurate
representations of smaller values within the dynamic range. The LNS also simplifies mul-
tiplication, division and exponentiation operations, which incur a high hardware cost in the
case of using binary arithmetic, and so are quite suited to low-power and low-precision
DSP problems [1, 20, 21].
In some recent signal processing research works, new design approaches have been di-
rected to provide a greater degree of modularity and parallelism compared to traditional
algorithms. In this regard, the Multi-Dimensional Logarithmic Number System (MDLNS)
may be considered as a multiple-digit representation of an LNS using more than one orthog-
onal base. Arnold et al. [22] were the first to consider the redundancy of having more than
one digit in a single-base LNS. The MDLNS is a multiple-digit extension to a multiple-
base logarithmic representation, which increases the redundancy even further. Although
MDLNS does not always provide a reduction in the size of the number representation, due
to the possibility of multiple digit representation, it definitely promises a lower cost real-
ization of arithmetic operations. Since operation on different bases and different digits are
independent, the orthogonal nature of the parallel base computations and the multi-digit
extensions of the MDLNS representations decrease the complexity of computations. The
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reduced hardware complexity, simplified arithmetic operations, and the non-linear nature
of the representation, make MDLNS suitable for some DSP applications [23], particularly
those which rely heavily on multiplication. Since the MDLNS was introduced in 1996 [24],
it has been increasingly used in some DSP and cryptography applications [25–27].
2.2 Representation
The MDLNS is obtained from an index calculus implementation of the double-base number










where si ∈ {−1, 0, 1}, pj are real numbers, and ej(i) are integers, is called a multi-
dimensional n-digit logarithmic (MDLNS) representation of X , where b is the number
of bases used (at least two). In order to have hardware consistency, the first base always
will be assumed to be 2 [28] and the other bases can be optimized in accordance with the
specific application characteristics. Although the values of these bases do not affect the
hardware structure and just specify the contents of the look-up tables, they contribute to
provide the desired accuracy of data mappings as well as precision of computational re-
sults. The work of this thesis is restricted to 2DLNS representations where only two bases
(b = 2) are used. The second base, that we refer to as the optimal base, is the value which
provides the most precise mapping of its equivalent binary data over the entire dynamic
range. A previously developed algorithm in [18] operates based on an exhaustive search,
where a range of data is encoded with different options for the size of exponents to find
a second base with the minimum overall data representation error. Previously published
work [18] also shows that there is a very substantial reduction in the hardware complexity
as well as more precise mapping of binary data for the 2-digit case.
The parallel calculations over two bases and digits are accomplished concurrently and the
9
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logarithmic properties of the MDLNS allow for a reduced-complexity multiplication. The
use of more than one base facilitates more precise mapping of binary data. This leads to a
dramatic reduction in the size of the exponents, and consequently to hardware savings [27].
MDLNS is a redundant number system, the majority of real numbers in the dynamic range
of the number system have more than one error-free representations. This redundancy can
be useful in order to choose the most suitable representation for a specific application. Par-
ticularly, the redundant values of 1 in MDLNS can be used as a coefficient to decrease the
values of exponents, which is an easy way to prevent overflow in calculations and conse-
quently to save hardware.
2.3 Mathematical Operation
Every 2DLNS digit is realized in hardware with a triple, {si, ai, bi}, where si is the sign bit,
ai, and bi are the exponents of the binary and non-binary bases respectively. In general, the
second base, or the optimal base, is shown with D. D is a real number, but not a multiple
of 2, which is chosen in a way to provide a certain accuracy for each specific application.




si · 2ai ·Dbi (2.2)
where bi ∈ {−2R−1, ..., 2R−1 − 1} and R is the number of bits needed to represent b in bi-
nary. The number of required bits to represent the binary exponent is usually shown by B.
Although the range of a is self limiting, there is also some restriction based on B to specify
the range of a in binary, which is ai ∈ {−2B−1, ..., 2B−1 − 1} [29].
Exponentiation, multiplication and division are the simplest arithmetic operations in 2DLNS.
Exponentiation is simply realized through consecutive shifts on exponents. The corre-
sponding equations for multiplication and division, given a single-digit 2DLNS represen-
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tation of x = {sx, ax, bx} and y = {sy, ay, by}, are:
x · y = {sx.y, ax + ay, bx + by} (2.3)
x/y = {sx/y, ax − ay, bx − by} (2.4)
These equations show that single-digit 2DLNS multiplication / division can be imple-
mented in hardware using two independent binary adders / subtractors and simple logic
for the sign computation. For example, in the case of single-bit sign representation, 0 for
positive and 1 for negative numbers, this logic is simply an XOR gate.
Unfortunately, addition and subtraction operations are not as simple as multiplication and
division operations. They must be handled through a set of identities and look-up tables.
The identities are:
2ax ·Dbx + 2ay ·Dby = (2ax ·Dbx) · (1 + 2ay−ax ·Dby−bx) (2.5)
' (2ax ·Dbx) · Φ(ay − ax, by − bx)
2ax ·Dbx − 2ay ·Dby = (2ax ·Dbx) · (1− 2ay−ax ·Dby−bx) (2.6)
' (2ax ·Dbx) ·Ψ(ay − ax, by − bx)
The Φ and Ψ functions may be precomputed for all possible values of ax, ay, bx, and
by, and as 2DLNS values stored in look-up tables. Although, some algorithms have been
developed to perform MDLNS addition / subtraction with reduced-size special look-up ta-
bles [29], which is applicable when the results required to be used in a further MDLNS
calculation, it is still more practical to convert the MDLNS numbers to binary and per-
form the addition and subtraction using binary representations, as will be shown in the next
chapter.
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2.4 Conversion
Most often DSP data are available in a binary representation and most system requirements
will also need the output data to be transferred to the external world in binary format.
Therefore, some methods for converting data between binary and 2DLNS are required.
Furthermore, as mentioned above, in order to perform logarithmic addition and subtraction,
it is more practical to convert logarithmic numbers to binary, and perform these operations
using a binary representation. The conversion techniques, which have been developed
in [16], use a special memory device referred to as a Range Addressable Look-Up Table
(RALUT). Conceptually, standard look-up tables use an address decoder to match an input
to a series of unique address values. A RALUT differs from the classic look-up table by
changing the address decoder system to provide a match on a range of values rather than
exact values. Logically, the input address is compared within the range of two neighbour
addresses [29].
To perform conversion to binary, in a single-digit 2DLNS number which is in this form:
X = s · 2a ·Db (2.7)
b is used as an index address to a RALUT to find a floating-point representation for Db:
Db = µ(b) · 2(b) (2.8)
Here, µ(b) is the mantissa ( 1≤ µ(b) < 2 ) and (b) is the exponent. This way, the final
floating-point representation of X is:
X = s · µ(b) · 2(a+(b)) (2.9)
For a two-digit 2DLNS to binary conversion, both 2DLNS digits are converted separately
using the single-digit method, and their results are accumulated to produce the final binary
representation.
For the reverse conversion, the input to the RALUT is the mantissa, µ(b), and the
outputs are b and (b). Here, the exponent remains as an output. The conversion of |X| to a
12
2. THE MULTI-DIMENSIONAL LOGARITHMIC NUMBER SYSTEM
mantissa is easily achieved in hardware with a conditional feedback bit-shifter and counter,
or a priority encoder [29]. When the number of performed shifts, shifts, obtained, it is used
to generate the binary exponent:
a = shifts− (mantissa) (2.10)
For the binary to 2-digit 2DLNS conversion, four methods have been developed [16].
1. The Quick method chooses the first-digit nearest to the target, and generates the second-
digit to reduce the error, a simple greedy algorithm.
2. The High/Low method chooses the two nearest approximations to the target as the first-
digits, generates two associated second-digits for the error, and selects the combination
with the smaller error.
3. The Brute-Force method operates by selecting the combination with the smallest error,
but it uses all possible mantissa of Db as the first-digits instead of just one (Quick) or two
(High/Low).
4. The Extended-Brute-Force method improved upon the Brute-Force method by using
first-digit approximations above 2.0 and below 1.0.
Each method ranges from simple implementations and fairly accurate approximations to
difficult implementations and very accurate approximations. All of these methods have
been implemented in fully parametrized Verilog HDL codes, which can be found in [29].
This reference also includes the serial and parallel implementations of the converters.
In this thesis, the modified and improved version of the High/Low converters have been
used. Furthermore, in order to minimize both power and area, the serial implementations




In this chapter, we discus the main 2DLNS arithmetic operations, including addition, sub-
traction, multiplication, and division. In this regard, their implementation algorithms and
hardware realizations will be explained.
3.1 2DLNS Addition/Subtraction
Considering single-digit representation for both operands, similar to LNS, 2DLNS addition
and subtraction are computed by:
2x1 ·Dx2 + 2y1 ·Dy2 = (2x1 ·Dx2) · (1 + 2y1−x1 ·Dy2−x2) (3.1)
' (2x1 ·Dx2) · Φ(y1 − x1, y2 − x2)
14
3. 2DLNS ARITHMETIC
2x1 ·Dx2 − 2y1 ·Dy2 = (2x1 ·Dx2) · (1− 2y1−x1 ·Dy2−x2) (3.2)
' (2x1 ·Dx2) ·Ψ(y1 − x1, y2 − x2)
In these equations Φ and Ψ are functions of the difference of corresponding exponents.
These functions may be precomputed and stored in some memory units such as look-up
tables. Since these tables should include the results for all possible values of y1, x1, y2, and
x2, they may become very large in size. Therefore, 2DLNS addition and subtraction are
considered costly functions since they require LUTs whose sizes depend exponentially on
the bit widths of the 2DLNS indices. Although converting 2DLNS data to binary for addi-
tion is a solution, when an application is mostly dominated by multiplication operation, it
is preferred to continue processing in 2DLNS domain. An algorithm has been developed
in [29] to perform single-digit 2DLNS addition and subtraction. The main idea in this
algorithm is using the so called Slide Rule method, which is finding a multiplying factor
for one of the addends, in such a way that the multiplication give the same result as addi-
tion or subtraction. By extending the Slide Rule method to operate in single-digit 2DLNS
operands:
2x1 ·Dx2 + 2y1 ·Dy2 = 2x1 ·Dx2 · 2z1 ·Dz2 (3.3)
1 + 2y1−x1 ·Dy2−x2 = 2z1 ·Dz2
2x1 ·Dx2 − 2y1 ·Dy2 = 2x1 ·Dx2 · 2w1 ·Dw2 (3.4)
1− 2y1−x1 ·Dy2−x2 = 2w1 ·Dw2
The problem is that z1, z2, w1, and w2 are not easily derivable. These values can be
computed for each pair of y1, x1, y2, and x2 and stored in a look-up table. The LUT input




To reduce the size of the LUT, a direct mapping between the representations of a single-
digit 2DLNS and LNS is derived. This process starts with a single-base domain conversion
for both operands. At first, each operand is represented by a power of 2, similarly to classic
LNS, but this time the exponent is a real number:
2v = 2x1 ·Dx2 (3.5)
where the real number v is single-base domain index:
v = x1 + (x2 × log2 D) (3.6)
By finding an appropriate way to represent and process the real exponents in hardware,
again multiplying two operands leads to a simple addition. To minimize the hardware
realization of v and all connecting circuits, v should be represented in an integer form. In
order to make v an integer, we find an integer m so that log2 D ×m is near an integer:
v ·m = x1 ·m + (x2 × log2 D) ·m (3.7)
Once m has been chosen, an efficient hardware implementation is required to convert
single-digit 2DLNS indices into a single-digit base index. When data are converted to
single base format, again by using the Slide Rule method, we will have:
Dx + Dy = Dx ·Dz (3.8)
Dz = 1 + Dy−x
z = logD(1 + D
y−x)
and addition in single base domain will be obtained from:
2x/m · 2z/m = 2x/m + 2y/m (3.9)
2z/m = 1 + 2(y−x)/m
z = m · log2(1 + 2(y−x)/m)
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The multiplying factor (2z/m) is calculated from 1 + 2(y−x)/m for all the possible com-
binations of addends for a particular m. It is worth mentioning that not all the possible ad-
dends need to be included into the table, because any multiple of 2 applied to both addends
will also apply to the sum; furthermore, the cases with one addend considerably larger than
the other one can also be omitted. Again, using RALUTs, the size of corresponding look-
up tables can be kept reasonably small. The Fig. 3.1 shows the block diagram of a 2DLNS
adder. In this diagram, the greater exponent is assigned to x.
Figure 3.1: The 1-digit 2DLNS Adder
Similarly for subtraction, using the Slide Rule method, we will have:





Figure 3.2: The 1-digit 2DLNS Subtractor
Subtraction in single-base domain will be:
2x/m · 2w/m = 2x/m − 2y/m (3.11)
2w/m = 1− 2(y−x)/m
w = m · log2(1− 2(y−x)/m)
Once the perfect addition table is found (the correct m), the subtraction table may be
generated using the same m. With the same assumption of assigning the greater exponent
to x, Fig. 3.2 shows the block diagram of a 2DLNS subtractor.
The 2DLNS addition / subtraction are realized in hardware through special RALUTs.




As mentioned before, every 2DLNS number is recognized in hardware with its sign and its
first and second base exponents. The 2DLNS multiplier can be implemented in hardware
using two independent small binary adders, which reduces the hardware cost of implemen-
tation even further.
As Fig. 3.3 shows, in a 1-digit 2DLNS multiplier, two parallel adders determine the
corresponding exponents of the product. Since 1-bit sign representations [18] are assumed,
0 for positive and 1 for negative signs, an XOR gate is used to generate the sign of the prod-
uct. As it can be seen from Fig. 3.3, the both input and output are in 2DLNS representations.
Figure 3.3: The 1-digit 2DLNS Multiplier
This is the fundamental block in a 2-digit 2DLNS multiplier structure. Having 2-digit
numbers, each number is represented with a summation of 2 digits, which in hardware is
shown with a set of two signs, and first and second base exponents. Therefore, in a 2-digit
2DLNS multiplication operation, there are four partial products that should be summed to
form the final result. Now, there are two options to accomplish these additions, using either
binary adders or 2DLNS adders. The type of these adders specifies the format of the output,
as we will see in the following sections.
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3.2.1 2DLNS Multiplier with Binary Addition
For this architecture, as shown in Fig. 3.4, each of partial products is converted to a binary
representation for the final summation. Since the binary adders act on two operands, two
stages of adders are required.
Figure 3.4: The 2-digit 2DLNS Multiplier with Binary Adders
This way, the final result is produced in binary format. Therefore, it may be more
suitable for the last stage of the hardware structures.
3.2.2 2DLNS Multiplier with 2DLNS Addition
In this architecture, two stages of 2DLNS adders are used to add the partial products. The
output of 2DLNS adders is also in 2DLNS format, which may be more appropriate for
the multiplication dominant architectures. However, as it is shown in Fig. 3.5, a 2DLNS
/ Binary converter has been added to the end of this structure to produce the final prod-




Figure 3.5: The 2-digit 2DLNS Multiplier with 2DLNS Adders
3.2.3 Synthesis Results and Comparison
In order to compare the hardware characteristics of 2-digit 2DLNS multipliers, two ar-
chitectures have been implemented and synthesized using Synopsys Design Compiler in
STMicroelectronics CMOS 90nm technology; one with binary adders and the other with
2DLNS adders to sum the partial products. Since the size of RALUTs used for conver-
sion and 2DLNS addition are dependent on the size of the operands, these architectures
are synthesized for different word widths. The input binary data will be firstly converted
to 2-digit 2DLNS values. The size of these converters compared to the size of the archi-
tectures are also included into the table of synthesis results. Furthermore, the architecture
with the binary adder is inherently a combinational circuit, but in order to make a compari-
son possible, a registered version of this multiplier has been realized and a clock frequency
signal has been added to this structure. To examine the effect of timing constraint on the
speed of the each structure, both architectures have been synthesized twice, once without
a timing constraint and then with applying a clock frequency. Here, the goal is to find out




3.2.3.1 8-bit by 8-bit Multiplier
Table 3.1 shows the synthesis results for 8-bit operands.
8× 8 bit Binary 2DLNS Binary 2DLNS
Multiplier Addition Addition Addition Addition
Clock Frequency (MHz) - - 250 250
Overall Area (µm)2 17,328 29,735 18,457 33,930
Dynamic Power (mW) 0.169 0.340 0.721 1.740
Data Arrival Time (ns) 9.76 6.40 3.70 3.76
Data Converters Area 84.00% 40.70% 86.04% 40.16%
Table 3.1: 8× 8 bit Multiplier Synthesis Results
As this table shows, the architecture with 2DLNS adders consume 70% ∼ 84% more
area and 2 ∼ 2.4 times more power. Without timing constraint, the architecture with binary
adders is about 50% slower, while with applying a clock frequency of 250 MHz, the delays
are almost equal. The number of binary converters in the architecture with binary adders are
quadrupled, but their sizes are smaller. However, the main area of the binary structures are
consumed by the converters. Meanwhile, the 2DLNS adders are the most area consuming
components in the 2DLNS architectures.
3.2.3.2 16-bit by 16-bit Multiplier
In this case, as Table 3.2 shows, the architecture with 2DLNS adders consume 62% ∼ 68%
more area and 2.3 ∼ 2.7 times more power. Again, the binary architecture is about 70%
slower without any timing constraint, but with applying a clock frequency of 250 MHz both
architectures have the same speed.
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16× 16 bit Binary 2DLNS Binary 2DLNS
Multiplier Addition Addition Addition Addition
Clock Frequency (MHz) - - 250 250
Overall Area (µm)2 48,101 77,753 56,947 95,625
Dynamic Power (mW) 0.254 0.587 1.300 3.520
Data Arrival Time (ns) 16.07 9.28 3.75 3.74
Data Converters Area 89.25% 34.74% 91.15% 31.86%
Table 3.2: 16× 16 bit Multiplier Synthesis Results
3.2.3.3 32-bit by 32-bit Multiplier
Table 3.3 shows the synthesis results for 32-bit operands. The architecture with 2DLNS
adders, consume 23% ∼ 135% more area and 5.8% ∼ 9.8% times more power. On contrary
to the previous data widths, the delays are equal for both timing conditions. However, the
maximum clock frequency for both architectures is less than 250 MHz.
32× 32 bit Binary 2DLNS Binary 2DLNS
Multiplier Addition Addition Addition Addition
Clock Frequency (MHz) - - 189 133
Overall Area (µm)2 1,966,867 2,419,797 1,557,885 3,663,843
Dynamic Power (mW) 1.520 8.890 7.44 72.55
Data Arrival Time (ns) 619.47 608.94 4.99 5.22
Data Converters Area 99.39% 34.98% 66.60% 30.38%




We can conclude that the architecture with the binary adder is superior for all examined
data widths, particularly when a clock frequency is applied. However, the required format
of input and output data may impose some limitations. If none of the architectures were
dominant in terms of performance figures, the next step would be investigating the accuracy
of the product. Generally speaking, for every particular applications, based on the struc-
ture, the number of required multiplications and additions and their sequence, the proper
decision should be made. For example, it seems that the multiplier architecture with binary
adders is more suited to the MAC structure used in an FIR filter. Therefore, it will be our




4.1 Overview of the Recursive Multiplication Algorithm
The term “Recursive Multiplication” refers to the multiplication algorithm published by
Danysh and Swartzlander [17]. The main advantage offered by this technique is the use
of several small multipliers to implement larger word length multiplications. It is worth
mentioning that although it seems the term “Nested Multiplication” is more suited for this
algorithm, we still use the same term used in the literature. For 2DLNS recursive multipli-
cation, the binary data is split into smaller parts, then each part is converted to its equiva-
lent 2DLNS value. In this way, smaller size RALUTs for conversion are required, which
greatly reduces the VLSI area and power consumption of the multiplier. The architectures
presented in this chapter operate on 64-bit binary data. The following discussion is limited
to two recursive multiplication architectures based on one and two levels of recursion us-
ing 32 × 32 bit and 16 × 16 bit base multipliers respectively. The optimal base algorithm
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√
2 in [18]) with a precision of 64-bit floating point, or 17 decimal digits. This process
is memory intensive and time consuming. Thus, software with which we implement the
algorithm has been written to run on multiple workstations in our research centre.
4.2 One-level Recursion
In a recursive multiplication scheme [17], the n-bit operands are split into two sections, then
four n/2-bit multiplications are executed in parallel and summed to form the result. In this
way, a large multiplication is carried out using a recursion of smaller multiplier modules.
In a recursive multiplier the multiplicand A and the multiplier X , as two unsigned n-bit




xk · 2k , A =
n−1∑
k=0
ak · 2k (4.1)




xk · 2k +
n−1∑
k=n/2








Therefore, X and A may now be written as:
X = XH + XL , A = AH + AL (4.3)
and the multiplication of A by X is given by:
P = A ·X (4.4)
= (AH + AL) · (XH + XL)
= XH · AH + XH · AL + XL ·AH + XL · AL
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Hence, the overall multiplication is reduced to four smaller multiplications. The four
n-bit intermediary products, as shown in Fig. 4.1, are summed to give the 2n-bit final
product.
Figure 4.1: One-Level Recursive Multiplier
Classic binary multipliers have two main types of architecture. Array multipliers, which
have a regular interconnection structure but a slow critical path, and compression multipli-
ers which rely on finding low critical path delays at the expense of connection regularity. In
binary multipliers with a parallel structure, a multi-operand adder is required to add the par-
tial products. Therefore, in order to increase the efficiency of multiplier, several techniques
have been developed to reduce the number of partial products. Whereas, in 2-digit 2DLNS
multipliers, the operation is accomplished by two levels of parallel 2-operand adders. It has
been shown that the most efficient recursive binary multiplier corresponds to only one level
of recursion [30]. However, in 2DLNS, since the size of RALUTs are exponentially propor-
tional to the size of the second base exponent, and multiplication only involves two operand
adders, this process may be repeated several times using even smaller base multipliers, as
is explained in the next section. In order to represent a 32-bit signed binary number in
2DLNS, the best value for the second base, found at this time, is 0.7106639580127168.
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Using 11 bits to represent the binary-base exponent and 11 bits for the second-base expo-
nent in a 2-digit 2DLNS representation, an acceptable mapping of 32-bit binary data has
been achieved. In a one-level 2DLNS recursive multiplier structure, the binary operands
are split into two parts, denoted by high and low sections. Each section is converted to
its 2-digit 2DLNS equivalent representation and multiplication is performed by using four
2-digit 2DLNS multiplier modules. In this manner, the size of required look-up tables is
smaller than would be required by a non-recursive structure, with the added advantage of
fewer and shorter interconnects. The partial products are summed in two stages. In the
middle adder, the two operands have the same range, while in the final adder, the operands
need to be adjusted. Fig. 4.2 shows this structure. As shown, both the input and output data
are in binary representations.
Figure 4.2: The 2-digit 2DLNS-based Recursive Multiplier (One-Level Recursion)
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4.3 Two-level Recursion




xk · 2k +
n/2−1∑
k=n/4
xk · 2k +
3n/4−1∑
k=n/2
xk · 2k +
n−1∑
k=3n/4




ak · 2k +
n/2−1∑
k=n/4
ak · 2k +
3n/4−1∑
k=n/2




X and A may now be written as:
X = XHH + XHL + XLH + XLL , A = AHH + AHL + ALH + ALL (4.6)
and the multiplication of A by X will be:
P = A ·X (4.7)
= (AHH + AHL + ALH + ALL) · (XHH + XHL + XLH + XLL)
= XHH · AHH + XHH · AHL + XHH · ALH + XHH ·ALL
+ XHL · AHH + XHL · AHL + XHL · ALH + XHL · ALL
+ XLH · AHH + XLH · AHL + XLH · ALH + XLH · ALL
+ XLL · AHH + XLL ·AHL + XLL · ALH + XLL · ALL
Now, the overall multiplication is reduced to sixteen smaller multiplications. As Fig. 4.3
shows, these partial products are summed to give the 2n-bit final product. The partial prod-
ucts can be organized in four distinct groups, each group corresponds to one of the partial
multipliers. This arrangement simplifies the overall design of the recursive multiplier ar-
chitecture.
Based on the results obtained in [31], a 2-digit 2DLNS representation using 6 bits to
represent the binary-base exponent and 5 bits for the second-base exponent, provides a good
error-free mapping of 16-bit signed binary data. Using the exhaustive search algorithm,
the optimal second base is 0.92024380912663017. A further level of recursion is used in
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Figure 4.3: Two-Level Recursive Multiplier
this architecture by splitting the high and low sections into two parts, where each part is
converted to its equivalent 2-digit 2DLNS representation. A special module, called the
partial product adder, has been implemented to produce the output of four resulting partial
multipliers. Again, these values are summed using two stages of adders to arrive at the final
result. Fig. 4.4 illustrates this architecture.
4.4 Synthesis Results and Comparison
Two recursive 64-bit 2-digit 2DLNS based multipliers have been designed using STMi-
croelectronics CMOS 90nm technology. Since required look-up tables for conversions are
translated to some kind of memory devices in the hardware implementation, the overall area
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Figure 4.4: The 2-digit 2DLNS-based Recursive Multiplier (Two-Level Recursion)
is mostly consumed by converters. The first architecture (Proposed-1) applies one level of
recursion, and therefore acts on 32-bit values. In the second architecture (Proposed-2), with
two levels of recursion, the size of RALUTs are much smaller than the first architecture,
but more of them are required to realize the fully parallel structure. In our designs, both
data conversion modules (Binary-to-2DLNS and 2DLNS-to-Binary), are used in parallel to
convert all operands concurrently. Since as always there is a trade off between delay and
area in these designs, for each 2DLNS converter, the serial version of the structure has been
used, which is more appropriate for area-limited applications. A recursive digital multiplier
architecture has been previously presented in [32], and includes a new column compression
scheme to alleviate interconnection irregularity. Since this design has been implemented
using TSMC-CMOS 0.18 µm technology, we can use it in a comparison study with the
application of suitable scaling factors. Although we were not able to fully replicate this de-
sign in CMOS 90nm technology, due to some changes in pre-designed components of the
internal libraries, by scaling the technology to CMOS 90nm, a reduction in overall area is
expected. Additionally, a 64-bit binary multiplier has been synthesized using Synopsys in-
ternal designs. This structure, which is not recursive and has been automatically optimized
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in order to minimize the area, has been used to demonstrate the superiority of a recursive
scheme ( with optimum level of recursion ) in terms of power consumption and speed.
Architecture
2DLNS-based 2DLNS-based 2DLNS-based Binary-based Synopsys
Architecture Architecture Architecture Architecture Multiplier
(Proposed-1) (Proposed-2) (Proposed-2) [32]
Level of Recursion One Two Two One None
Technology STM-CMOS 90nm STM-CMOS 90nm STM-CMOS 90nm TSMC-CMOS 0.18µm STM-CMOS 90nm
Clock Frequency (MHz) 182 355 200 200 -
Overall Area (µm)2 4,449,996 536,648 534,715 360,417 64,308
Dynamic power (mW) 15.39 10.01 4.86 582.31 62.72
Energy (mW/MHz) 0.085 0.028 0.024 2.912 -
Data Arrival Time (ns) 5.25 2.57 4.71 8.51 35.52
Table 4.1: 64× 64 bit Recursive Multipliers Synthesis Results
Our first architecture (Proposed-1), compared to its binary counterpart, reduces delay
by 38% while its power consumption is reduced by 37 times. The second architecture
(Proposed-2) includes two levels of recursion and acts on 16-bit words. The structure con-
sists of the split and convert module, a set of sixteen 2-digit 2DLNS based multipliers, four
partial product adders, and two 64-bit and 128-bit adders. Since the size of conversion
tables depends on the size of the first and second base exponents, the RALUTs used in the
binary to 2DLNS converters are almost 128 times smaller than the RALUTs used in the
previous architecture. Although, the number of RALUTs in this architecture is quadrupled,
we are still looking at a 32 times reduction to first order. It is worth mentioning that the
delay caused by the conversion RALUTs is a weak function of the size of binary data and
remains almost constant for a 2-digit 2DLNS representation; this is particularly the case
when it is used in a parallel structure such as our new architectures. The fourth column
shows the results for the second architecture (Proposed-2) with a clock frequency of 200
MHz, which is equal to that of the binary-based architecture. Comparing these two archi-
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tectures we see that the 2DLNS-based structure, with an increase in area due to conversion,
is about 45% faster while consuming 120 times less power. The clock frequency of this
architecture can be increased up to 350 MHz, as shown in the third column of Table 4.1.
Having this faster clock frequency adds about 0.36% to the area, which is negligible. How-
ever, with a cost of doubling the power consumption, the delay is reduced by 1.8 times to
2.57 ns. Comparing this architecture with the binary-based architecture shows that with
a 48% increase in area, delay is reduced 3.3 times and dynamic power is decreased 58.2
times. Therefore, both proposed architectures show excellent results in terms of delay and
power consumption comparing to their binary counterpart. The Table 4.1 summarizes the
synthesis results of these architectures.
4.5 Conclusions
In this chapter, two recursive 2DLNS-based multiplier architectures along with the perfor-
mance results of their 64-bit implementations have been presented. These architectures
benefit from 2DLNS properties, including more precise mapping of data and smaller size
of data representations that lead to a reduction in hardware. Furthermore, since every mul-
tiplication structure is conducted through 2-operand smaller size adders, no special column
compression scheme is necessary. Contrary to binary structures, the recursion process in
2DLNS-based multipliers can be repeated as many times as needed to reach an optimum
size for the look-up tables. In this regard, the second proposed architecture shows outstand-
ing results as a low-power and high-speed multiplier. In recursive architectures, multipli-
cation is carried out at maximum efficiency in terms of area, performance and power. The
modern DSP processors provide optimistic context for the future of recursive architectures.
The applications which will be discussed in the next chapters of this research work will
benefit from these architectures.
The main essence of this chapter has already been presented in IEEE International Sympo-
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In new DSP applications, reconfigurable architectures have emerged to provide a flexi-
ble, high-performance, high-speed and low-power implementation platform for wireless
embedded devices. Since DSP algorithms rely heavily on multiplication, there are still
demands for more efficient multiplication structures. In this chapter, two reconfigurable
recursive multipliers are presented. These architectures combine some of the flexibility of
software with the high performance of hardware through implementing different levels of
recursive multiplication schemes on a 2DLNS processing structure. The data is split into a
number of smaller sections, where each section is converted to a 2-digit 2DLNS represen-
tation. The dynamic range reduction and logarithmic characteristics of computing with two
orthogonal base exponents in this number system allows multiplication to be implemented
with simple parallel small adders. These architectures are able to perform single and dou-
ble precision multiplications, as well as fault tolerant and dual throughput single precision
operations. Again, the implementations demonstrate the efficiency of 2DLNS in multipli-
cation intensive DSP applications and show outstanding results in terms of operation delay
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and dynamic power consumption.
5.1 Reconfigurable Architectures
We now discuss the application of two presented 2DLNS techniques in the previous chap-
ter to the implementation of reconfigurable multiplier architectures in order to achieve im-
proved performance under various conditions. Some modern hybrid architectures (such
as controller/DSP chips) use variable width data buses which may lead to variable preci-
sion arithmetic. If we use a fixed precision arithmetic unit this will be inefficient in cases
where the required precision is not the same as the fixed precision [32]. An example is
the use of a fixed single precision unit to perform double precision arithmetic. Designing
a reconfigurable hardware architecture definitely enhances the performance. Augmenting
a data path with extra execution units provides computational parallelism, which increases
processing performance and further provides an appropriate context for fault tolerant pro-
cessing. The increasing complexity of electronic devices makes embedded fault detection
and correction units a commercially wise decision. Checking hardware functionality is
currently a more practical approach to fault tolerance [32]. The essence of fault tolerance
lies in redundancy. Fault tolerance in our designs is realized through hardware redundancy
when duplicate hardware implements parallel multiplication channels. Our new architec-
tures combine the concepts of variable precision multiplication, high-speed and low-power
design, fault tolerant computation, and high throughput arithmetic in one design.
5.2 Reconfigurable 2DLNS-based Multipliers
The 2-digit 2DLNS based recursive multiplier structures, presented in the previous chapter,
are used as foundation blocks for the reconfigurable architectures.
There are four modes of operations in our designs and a number of multiplexers guide
the appropriate signals through the architectures to realize each mode. Although the re-
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Figure 5.1: The Reconfigurable 2-digit 2DLNS based Recursive Multiplier (One-Level
Recursion)
configurable architecture may be of any size, merely with the restriction that the single
precision mode must be exactly one half of the double precision mode, in our architectures
all data widths, data buses and look-up tables have been designed for a 64-bit multiplication
in double precision mode. The schematics of the reconfigurable architectures are provided
in Fig. 5.1 and Fig. 5.2 corresponding to one and two levels of recursion respectively.
The architectures are regulated by a 2-bit control signal c1c0 to select one of the four
modes of operation. The bit c0 acts as the partial multiplier input selector for both multi-
plexers, while the complete control signal is used to select the lower and higher parts of the
final output:
• Double Precision (64-bit) Multiplication (c1c0 = “10”)
This mode uses the recursive multiplier hardware to its fullest and performs mul-
tiplication with one or two levels of recursion. All four 2-digit 2DLNS multiplier
modules are used in parallel to multiply lower and higher sections of the operands.
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Figure 5.2: The Reconfigurable 2-digit 2DLNS based Recursive Multiplier (Two-Level
Recursion)
The outputs are summed in two stages of middle and final adders.
• Single Precision (32-bit) Multiplication (c1c0 = “00”)
For this mode, three of the base multipliers, in addition to the middle and final adders,
half of the multiplexers and the majority voter circuitry are shut down. Since the final
binary output is also partitioned, the higher portion is directly set to zero to avoid
unnecessary transitions. In this case, the latency of the architecture is equal to that of
the 2-digit 2DLNS multiplier or the partial multiplier, which leads to faster operation
than in the double precision mode. The power reduction is important here because
more than 75% of the hardware is disabled.
• Dual Single Precision Multiplication (c1c0 = “01”)
In order to use two base multipliers of the reconfigurable architecture in parallel, the
input bus is configured to allow two sets of operands to occupy the low order and high
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order bits of the bus. In this case, two of the base multipliers operate on two different
sets of operands concurrently, while the remainder of the circuitry is inactive. This
effectively doubles the system throughput, with the same latency as that of the single
precision mode.
• Single Precision Fault Tolerant Multiplication (c1c0 = “11”)
In this architecture, fault tolerance is realized through majority voting between three
duplicate values. Here, three of the base multipliers are used in conjunction with
a majority voter circuitry to form a simple single precision fault tolerant multiplier.
The first level of multiplexers selects the appropriate signals as operands of the partial
multipliers.
The middle and final adders are blocked in the last three modes, which leads to power
savings. The two output multiplexers, addressed by the control signal, provide the corre-
sponding output in each mode. The following figures show the recursive multiplier struc-
tures for each mode of operation corresponding to one and two levels of recursion. In each
mode of operation, the idle parts are shown in grey.
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Figure 5.3: Double Precision Multiplier (One-Level Recursion)
Figure 5.4: Double Precision Multiplier (Two-Level Recursion)
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Figure 5.5: Single Precision Multiplier (One-Level Recursion)
Figure 5.6: Single Precision Multiplier (Two-Level Recursion)
41
5. RECONFIGURABLE MULTIPLIER ARCHITECTURES
Figure 5.7: Dual Single Precision Multiplier (One-Level Recursion)
Figure 5.8: Dual Single Precision Multiplier (Two-Level Recursion)
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Figure 5.9: Single Precision Fault Tolerant Multiplier (One-Level Recursion)
Figure 5.10: Single Precision Fault Tolerant Multiplier (Two-Level Recursion)
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5.3 Synthesis Results and Comparison
Two reconfigurable 64-bit 2-digit 2DLNS-based recursive multipliers have been imple-
mented using STMicroelectronics CMOS 90nm process, facilitated by CMC Microsys-
tems. The first architecture (Proposed-1) applies one level of recursion, and therefore acts
on 32-bit values. The design circuitry include four 2-digit 2DLNS based multipliers, four
multiplexers, two 64-bit and 128-bit adders, and a special majority voter module. At first,
a split and convert module divides the 64-bit binary operands to two 32-bit values and
then converts them to 2-digit 2DLNS representations. The Binary/2DLNS converters use
look-up tables which consume about 90% of the overall area. In this design, again both
data conversion modules (Binary-to-2DLNS and 2DLNS-to-Binary), are used in parallel to
convert all operands concurrently; this would appear to be a reasonable trade off between
chip area (and power) and speed, where high performance is the goal.
64× 64 bit 2DLNS-based 2DLNS-based 2DLNS-based Binary-based
Architecture Architecture Architecture Architecture Architecture
(Proposed-1) (Proposed-2) (Proposed-2) [32]
Level of Recursion One Two Two One
Technology 90nm 90nm 90nm 0.18µm
Clock Frequency (MHz) 200 350 200 200
Overall Area (µm)2 4,504,491 533,723 471,783 443,323
Dynamic Power (mW) 30.41 9.85 4.80 753.01
Energy (mW/MHz) 0.152 0.028 0.024 3.765
Data Arrival Time (ns) 4.75 2.63 4.73 9.00
Table 5.1: Reconfigurable Recursive Multipliers Synthesis Results
A reconfigurable digital multiplier architecture was previously published in [32]. This
architecture is also centered on recursive multiplication and applies an optimized 4:2 com-
44
5. RECONFIGURABLE MULTIPLIER ARCHITECTURES
pressor distribution scheme in partial product reduction trees. This structure alleviates
some of the problems associated with interconnection irregularities comparing to standard
column compression multipliers, while avoiding the linear latency of array multipliers.
Again, since this design has been implemented using TSMC 0.18µm CMOS standard cell
libraries, applying some scaling factors may be required. Although by scaling the tech-
nology from 0.18µm to 90nm, a reduction in overall area, dynamic power and delay is
generally expected, the reduction factor for each figure is highly dependent on the design
characteristics. In this design, the area utilization figure is calculated as 62.15% and 6
layers of metals are used [34], which shows that a considerable portion of the chip area is
occupied by interconnects. In this case, scaling technology to 90nm does not affect area,
power and delay figures considerably. This design is included to Table 5.1 and is used as a
reference.
Our first architecture (Proposed-1) is 47% faster than its binary counterpart, and con-
sumes 25 times less power. The second architecture (Proposed-2) includes two levels of
recursion and acts on 16-bit words. The structure consists of the split and convert module, a
set of sixteen 2-digit 2DLNS based multipliers, four partial product adders, four multiplex-
ers, two 64-bit and 128-bit adders, and again the majority voter module. Since the size of
conversion tables depends on the size of the first and second base exponents, the RALUTs
used in the binary to 2DLNS converters are almost 128 times smaller than the RALUTs
used in the previous architecture. As we mentioned before, the number of RALUTs in this
architecture is quadrupled, but we are still looking at a 32 times reduction to first order.
The fourth column shows the results for the second architecture (Proposed-2) with a
clock frequency of 200 MHz, which is equal to that of the binary-based architecture. It
is noticeable that the 2DLNS-based structure, without a considerable increase in area, is
about 47% faster while consuming 157 times less power. The clock frequency of the second
architecture (Proposed-2) can be increased up to 350 MHz, as shown in the third column
of Table 5.1. Having this faster clock frequency adds about 13% to the area, with a cost
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of doubling the power consumption; however, the delay is reduced by 1.8 times to 2.63
ns. Comparing this architecture with the binary-based architecture shows that with a 25%
increase in area, delay is reduced by 29.2% and dynamic power is decreased 76.4 times.
Therefore, both proposed architectures show excellent results in terms of delay and
power consumption comparing to their binary counterpart. Table 5.1 summarizes the syn-
thesis results of these architectures and clearly shows the superiority of logarithmic based
designs in terms of delay and power consumption. In particular, applying two levels of
recursion allows the use of considerably higher clock frequencies.
5.4 Conclusions
Two reconfigurable recursive multiplier architectures have been presented, along with the
performance results of their 64-bit implementations. The architectures benefit from both
2DLNS properties and recursive multiplications, which leads to a reduction in hardware.
The architectures can be reconfigured in real time for both single and double precision
arithmetic, as well as fault tolerant and dual single precision multiplications. Both single
and double precision operations are carried out at the maximum efficiency in terms of area,
performance and power. Modern DSP processors, such as those used in hand-held devices,
may find considerable benefit from these high-performance, low-power, and high-speed
reconfigurable architectures.
The work presented in this chapter, has already been published in IET Journal on Circuits,
Devices and Systems [35].
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Chapter 6
Finite Impulse Response (FIR) Filter
Design
As mentioned in the previous chapters, in 2DLNS the reduced hardware complexity not
only leads to power consumption savings, and a larger dynamic range, but also more pre-
cise mapping of binary data are achieved. In 2DLNS, the mathematical operations over
different bases and digits are completely independent and provide more potential for par-
allelism and also may lead to more speed [16]. In this chapter, we will apply recursive
2DLNS multiplication to Finite Impulse Response (FIR) filter structures. A FIR filter
implementation requires a digital processor to perform multiplication over sequences of
sampled values of input data and filter coefficients. Therefore, it is a suitable candidate for
examining the efficiency of 2DLNS arithmetic in a DSP application. In this regard, after
reviewing the concept and algorithm of FIR filter design, a typical FIR filter is designed
and implemented in three platforms; binary, 2DLNS, and recursive 2DLNS representations
with different data widths, and their synthesis results are discussed.
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6.1 FIR Filter Architecture
A digital filter uses a digital processor to perform numerical calculations on the sampled
values of a signal. A FIR ( non-recursive ) filter is a digital filter whose output depends





bk ×X[n− k] (6.1)
where Y [n] is the filter output, X[n− k] is the filter input signal delayed by k samples,
and N is the order of the filter. The order of a FIR filter specifies the number of coefficients
and the number of iterations in the computations. FIR filters are simple to design, linear
and guaranteed to be Bounded Input-Bounded Output (BIBO) stable. The order of an FIR
filter is considerably higher than that of an equivalent Infinite Impulse Response (IIR) filter
meeting the same specifications, which leads to higher computational complexity for the
FIR filter. As it can be seen from the difference equation, each output sample depends on
the previous N input samples which are multiplied by a set of coefficients, bks. Fig. 6.1
shows the systolic architecture for a FIR filter:
Figure 6.1: The Systolic Structure for a FIR Filter
The set of coefficients are generated based on the design specifications. These speci-
fications are usually required in the frequency domain on magnitude response of the filter
and in addition to the order of the filter and frequency range include the maximum pass
band ripple and the minimum stop band attenuation, as it is shown in Fig. 6.2.
In a FIR filter the number of coefficients usually is an odd number and if symmetric
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Figure 6.2: The Magnitude Response of a Band Pass Filter
coefficients around the intermediate point considered equal, a linear phase response is ob-
tained. Furthermore, for relatively higher values of the order of filter, FIR filters have a
low sensitivity to filter coefficient quantization errors. FIR filtering requires the use of in-
ner product computations, which is based on Multiply and Accumulate (MAC) operations.
When 2DLNS is applied to the implementation of a typical FIR filter, every multiplication
is converted to addition or subtraction that greatly reduces the hardware complexity.
In this chapter, a band pass FIR filter with the following specifications is implemented:
The order of the filter is 74 and the frequency edges of the pass band are 2857Hz and 4KHz.
The maximum allowed ripple in pass band is 0.01dB and the minimum attenuation required
in stop band is 60dB. Based on the above design characteristics, the filter coefficients have
been generated in MATLAB and then converted to 2’s complement binary representations.
A chirp signal has been also generated in MATLAB to be applied to the filter architecture
as the input signal. A chirp is a signal in which the frequency increases or decreases with
time. In our sinusoidal chirp signal, the frequency increases from 0Hz to 8KHz in a 1 sec-
ond time period.
In subsequent sections four FIR filter architectures ( binary-based, 2DLNS-based and two
recursive 2DLNS-based algorithms) are realized through implementing behavioral VHDL
and Verilog modules. The input and output data in each case are in binary format. The
simulation output of each design has been written into a file. The output data are converted
to decimal values and another MATLAB program has been authored to display the filtering
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results. Executing this program generates the corresponding output graphs.
6.2 16-bit Input Signal
In this case, the original values of both input signal and filter coefficients are 16-bit binary
values. Here, the amplitude of the chirp signal is equivalent to 16-bit, 2’s complement
binary representation. Fig. 6.3 shows this signal:

















Figure 6.3: The Filter Input Signal
If the 16-bit binary coefficients generated by MATLAB program along with this chirp
signal apply to the MATLAB internal FIR filter functions, the worst case stop band attenua-
tion is -60.5116dB and pass band ripple is +0.0119dB. The obtained stop band attenuation
perfectly satisfies the design criterion, but the pass band ripple is slightly more than the
specified value with an acceptable precision. However, we continue with this set of filter
coefficients.
6.2.1 Binary-based Design
A behavioral VHDL code has been written to implement the binary-based FIR filter design.
The filter coefficients have been pre-stored into an array in the main module and the input
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data are read from a file. A MAC structure operates on two sequences of data and coef-
ficients, multiplies corresponding elements of the sequences and accumulates the sum of
products in an optimized scheme. In this scheme (Optimized-1), in order to reduce the size
of the product, firstly the sign bits of the operands are examined. The negative operands
are converted to their positive 2’s complement representations and based on the sign of the
product, it will be added to or subtracted from the accumulator. A sufficient number of
extra bits have been considered in order to avoid overflow in accumulation. In order to
show the efficiency of our optimized design, another binary-based filter has been designed,
this time with the multiplier from the Synopsys internal library cells. Both designs are syn-
thesized in their maximum speed, our design is also synthesized with the same frequency
as of Synopsys design (Optimized-2):
FIR Filter Binary-based Binary-based Binary-based
Architecture by Synopsys Optimized-1 Optimized-2
Clock Frequency (MHz) 204 308 204
Overall Area (µm)2 672,860 639,471 469,019
Dynamic power (mW ) 11.98 18.79 11.43
Data Arrival Time (ns) 4.70 3.03 4.69
Table 6.1: 16-bit Binary-based Designs Synthesis Results
As it is noticeable from the Table 6.1, the optimized design is advantageous in terms of
VLSI area, delay, and maximum applicable clock frequency. Therefore, we will compare
this design with the logarithmic filtering results at the end of this chapter.
Fig. 6.4 shows the filtered output signal produced by this architecture. In this case, the
worst case stop band attenuation is -60.2071dB and pass band ripple is 0.0087dB. As it can
be noticed, the optimized design yields more precise results than MATLAB internal FIR
filter program.
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Figure 6.4: The Binary Filter Output Signal
6.2.2 2DLNS-based Design
Regarding the prior research in [31], considering 0.9202438884391765 as optimal second
base in a 2-digit 2DLNS representation provides a good error-free mapping of 16-bit signed
binary data. We have also considered 6 bits to represent the binary-base exponent for
both input data and coefficients while to represent the second-base exponent for data and
coefficients, 5 bits and 3 bits have been considered respectively. Here, the filter coefficient
values are firstly converted to 2DLNS representations and then pre-stored in a coefficient
memory. On the other hand, the input samples are converted to 2DLNS values during run
time and then placed in a data memory. The main module in our 2DLNS design, which we
will refer to as Filter, employs a couple of auxiliary modules through its external interface.
This structure is shown in Fig. 6.5.
The signal clk is the master clock signal that drives the Filter implementation. The
reset signal is used to manage the whole operation of filtering. It resets all control signals
to their default values at the beginning of filtering process. Then by applying the clock
frequency, the filter operation starts. Both of these signals are generated by the Clock
Generator Module. The Input Data Reader reads the data from a file and passes them
to the Filter structure in a timely manner. The final output will also be written into a
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Figure 6.5: The Filter and Auxiliary Modules
file. The remaining connections of the Filter are its interface with the coefficient and data
memories. The signals coef-mem-address and data-mem-address provide the addresses
to access memories. The coefficient memory contents are pre-stored and can only be read.
The Data Memory has separate data lines to read data from memory, data-mem-data-in,
and to write data into memory, data-mem-data-out. Enable signals are used to enable
main module to access both memories, and the signal data-mem-write-enable is set by
the controller whenever data memory is accessed to be written.
At the Register Transfer Level (RTL) structure, the Filter module is composed of an Input
Register, a Binary/2DLNS Converter and its corresponding output register, a Multiply and
Accumulate (MAC) unit, and a sequential Controller. The RTL level organization of the
Filter module is shown in Fig. 6.6.
Every input sample upon arrival should be converted to 2DLNS representation. Since
binary to 2DLNS conversion is performed in a variable number of clock cycles, the input
register is required to allow each input sample enter the structure whenever the converter is
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Figure 6.6: The Filter RTL Components
done with the previous one and has asserted a ready signal to accept a new input sample.
The output of the converter is transformed to an appropriate format by the converter output
register in order to be stored into the data memory.
At the start of a filtering iteration, the source operands which are 2-digit 2DLNS values
of input samples and coefficients are placed on the input ports of the MAC unit, and the
operation commences. As it is shown in Fig. 6.7, the main part of the MAC architecture ac-
tually is a sign-magnitude 2-digit 2DLNS multiplier, and another adder which is instructed
by the control unit, accumulates the products in an iteration and forms the output signal.
The MAC operation is accomplished in one clock cycle.
At the end of operation, the result is written into an output file. The control unit specifies
the sequence and timing of the operations. The control ports of the data path component
instances are connected to the control signals managed by the control unit. The output of
this structure is shown in Fig. 6.8.
In this case, the worst case stop band attenuation is -57.6396dB and pass band ripple
is 0.0111dB. These characteristics will be improved by using more number of bits to rep-
resent the second base index, but the costs are more required hardware and more power
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Figure 6.7: The MAC Unit Structure
consumption.
There are two 2DLNS-based FIR filterbank designs in literature [29] and [36]. In our
design, the modified versions of 2DLNS/Binary conversions programs in [29] have been
used. Table 6.2 shows some properties of these designs. This table also includes our
2DLNS-based design characteristics, when it is synthesized for a low clock frequency as
4.8 MHz. Since these designs both have been implemented using 0.18µm TSMC CMOS
technology and furthermore, the power calculation techniques may be different, a compar-
ison between designs may not be fair. Nevertheless, this table gives some idea about the
improvements that have been made in 2DLNS algorithms and their hardware implementa-
tions.
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Figure 6.8: The 2DLNS Filter Output Signal
FIR Filter Architecture [29] [36] Proposed
The Order of the Filter 74 74 74
Technology CMOS TSMC 0.18µm TSMC 0.18µm STM 90nm
Clock Frequency (MHz) 4.8 4.8 4.8
Overall Area (µm)2 53,716 184,965 32,132
Dynamic power (µW ) 316 708 34
Table 6.2: 2DLNS-based Designs Synthesis Results
6.2.3 Recursive 2DLNS-based Design
Now, the recursive algorithm, which was explained in prior chapters, is used to reduce the
size of data and coefficients in FIR filter application. In such a way, the size of required
look-up tables will be reduced. When the coefficients are computed in binary format, they
are split into two parts, then each part will be converted to 2-digit 2DLNS representation.
These values are stored into the coefficient memory. Here, all four corresponding digits to
a coefficient are included into one memory cell. Every input data sample is also split and
converted to 2-digit 2DLNS values. Therefore, the number of Binary-to-2DLNS converters
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are doubled in this architecture. The output of these converters are placed in one word in
the corresponding output register. Similarly, data values are stored in the data memory with
the same pattern, four 2DLNS digits in each memory cell. In this architecture four parallel
MAC units are required to perform MAC operations on 2-digit operands.
At the start of a filtering iteration, the source operands, which are four couple of 2-digit
2DLNS values of input samples and coefficients, are placed on the input ports of four
MAC units, and the operation begins. The output result of these units are summed in two
stages to yield the output of the iteration. The accumulator along with its corresponding
register provide the final output of the MAC operation. This structure is shown in Fig. 6.9.
Figure 6.9: The MAC Unit Structure in Recursive Architecture
Since coefficients are pre-computed, sometimes the conversion hardware overhead re-
garding the split coefficients may be excluded from the recursive design considerations.
This way, while the input data are split, the genuine coefficients will be still applicable.
In any case, the same optimal base should be used to represent both data and coefficients.
This fact may impose some limitations to the recursive filter design. However, the recursive
architecture has been implemented in two approaches:
• Split input data and split coefficients
In this approach, the filter coefficients values are firstly split into two 8-bit parts,
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then converted to 2-digit 2DLNS values and pre-stored in a look-up table, which we
refer to as coefficient memory. Having split data and coefficients, the full structure of
the MAC unit consisting of four parallel similar channels is utilized. The outputs of
these channels should be shifted properly and summed up to yield the final product
of each iteration. For this structure, 5 bits to demonstrate the binary index and 2 bits
to represent the second base exponent are considered. The optimal base for this case
is calculated as 0.8087001487814504. After addition of corresponding exponents,
we will have 3 bits to represent the second base index. This time, the optimal base
is calculated as 0.808750023022608 which is close enough to the previous value.
Therefore, with a good approximation, we use the same second base for conversion
to binary. The output of this structure is shown in Fig. 6.10. In this case, the average
stop band attenuation is -65.0279dB and maximum pass band ripple is 0.0275dB.



























Figure 6.10: The Recursive 2DLNS Filter (Split Coefficients) Output Signal
• Split input data and genuine coefficients
Here, the original filter coefficient values are converted to 2DLNS and pre-stored
into the memory. Our filter coefficients, obtained from MATLAB, are less than 1
decimal numbers with 16 decimal digits. Therefore, in order to maintain a certain
accuracy, we consider at least 14 bits for them to be represented in binary. Again
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we consider the same configuration for conversion to 2DLNS values as of 16 bit
case; 6 bits and 3 bits for binary and second base indices respectively. Since these
values for data conversion are still 6 bits and 5 bits respectively, the same optimal
base that is 0.9202438884391765 can be used for both conversions. Having genuine
coefficients, two of the channels in MAC unit are eliminated. Furthermore, there are
some reduction in the adder stages of the MAC unit. The output of this structure is
shown in Fig. 6.11. In this case, the average stop band attenuation is -79.0385dB and
maximum pass band ripple is 0.0130dB.




























Figure 6.11: The Recursive 2DLNS Filter (Genuine Coefficients) Output Signal
6.2.4 Synthesis Results and Comparison
These four FIR filter architectures have been successfully synthesized using STMicroelec-
tronics CMOS 90nm technology. All architectures closely follow the design specifications.
As we expected, through replacing multiplication with smaller adders in a 2DLNS-based
architecture, the hardware complexity is greatly simplified. In 2DLNS-based designs all re-
quired data conversions are included into the structure and are counted in the overall area.
As it can be seen from the synthesis results, summarized in Table 6.3, all architectures have
been synthesized in their maximum clock frequency, and the highest is in binary-based
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design. If this design is synthesized with a clock frequency of 250 MHz, both area and
power will be reduced to 513,743 (µm)2 and 14.36 (mW ) respectively, but delay will be
increased to 3.79 ns. This way, the 2DLNS-based design consumes about 14% area and
34% power as that of the binary-based architecture, when both running in a clock frequency
of 250 MHz.
FIR Filter Binary-based 2DLNS-based Recursive Recursive
Architecture 2DLNS-based 2DLNS-based
Split Coefficients Genuine Coefficients
Clock Frequency (MHz) 308 256 188 189
Overall Area (µm)2 639,471 72,941 65,606 118,913
Dynamic power (mW ) 18.79 5.26 7.10 6.62
Energy (mW/MHz) 0.061 0.021 0.038 0.035
Data Arrival Time (ns) 3.03 3.70 5.13 5.05
Data Representation (bit) 16 2×(1,6,5) 2×2×(1,5,2) 2×2×(1,6,5)
Coefficient Representation (bit) 16 2×(1,6,3) 2×2×(1,5,2) 2×(1,6,3)
Table 6.3: 16-bit FIR Filter Designs Synthesis Results
The delay is increased in recursive 2DLNS-based architectures due to extra adder stage(s).
Therefore, the maximum applicable clock frequencies are less than the other architectures.
The last two rows of the table show the size of data and coefficients. The triples in 2DLNS
formats contain the sign, the binary index and the second base exponent respectively. The
number(s) in front of triples show the number of digits. The recursive 2DLNS-based struc-
ture with split coefficients has quadruple RALUTs, but the size of each is reduced to almost
1/6 of its size in 2DLNS design. Whereas, the recursive 2DLNS-based structure with gen-
uine coefficients has double RALUTs, but with the same size as before. The reason is that
we have considered 14 bits to represent filter coefficients in binary. This way, coefficients
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and consequently data can not be converted to 2DLNS values with a smaller representation.
In recursive architectures area and power are more than we expected due to an increase in
interconnections. Therefore, using recursive architectures has no added advantage in this
case.
Nevertheless, the synthesis results show the superiority of 2DLNS-based design in terms
of VLSI area and power consumption and confirm that 2DLNS is the platform of choice
for low-power FIR filter design. It seems the recursion process in 2DLNS arithmetic yields
the maximum efficiency whenever it practically leads to smaller size data representations
and conversion RALUTs. In order to resolve this problem with recursive designs in this
application, the 32-bit architectures will be implemented in the next section.
6.3 32-bit Input Signal
Here, the amplitude of the chirp signal is equivalent to 32-bit, 2’s complement binary rep-
resentation. Fig. 6.12 shows this signal. This signal will be applied to the four FIR filter
architectures which are modified to work on 32-bit data and coefficients.



















Figure 6.12: The Filter Input Signal
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6.3.1 Binary-based Design
The optimized binary design has been scaled up to work on 32-bit data and coefficients
(optimized-1). Similar to the 16-bit case, the binary-based filter with Synopsys internal
optimized multiplier have been compared.
FIR Filter Binary-based Binary-based Binary-based
Architecture by Synopsys Optimized-1 Optimized-2
Clock Frequency (MHz) 105 278 105
Overall Area (µm)2 1,446,601 1,264,289 860,983
Dynamic power (mW ) 12.16 32.60 11.44
Data Arrival Time (ns) 9.30 3.41 9.31
Table 6.4: 32-bit Binary-based Designs Synthesis Results
As it is noticeable from the Table 6.4, again the optimized design is advantageous in
terms of VLSI area, delay, and maximum applicable clock frequency.
Fig. 6.13 shows the filtered output signal produced by this architecture. In this case, the
worst case stop band attenuation is -60.2385dB and pass band ripple is 0.0091dB.






















Figure 6.13: The Binary Filter Output Signal
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6.3.2 2DLNS-based Design
We have computed the optimal second base of 0.7106639580127168 in a 2-digit 2DLNS
representation for a good error-free mapping of 32-bit signed binary data. We have also
found out that at least 11 bits to represent both the binary-base and the second-base expo-
nents to represent both data and coefficients are required. The output of this structure is
shown in Fig. 6.14.






















Figure 6.14: The 2DLNS Filter Output Signal
In this case, the worst case stop band attenuation is -58.8765dB and pass band ripple is
0.0091dB.
6.3.3 Recursive 2DLNS-based Design
Again, we take the same two approaches with 32-bit data and coefficients:
• Split input data and split coefficients
After splitting both data and coefficients, we now have 16-bit operands. One extra
bit is added to maintain the sign of each part correctly. In this case, considering
an optimal second base of 0.737111818827987 in a 2-digit 2DLNS representation
provides a good error-free mapping of binary data. Again, 6 bits are considered
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to represent the binary-base exponent for both input data and coefficients while to
represent the second-base exponent for data and coefficients, 5 bits and 3 bits have
been considered respectively. Here, the average stop band attenuation is -74.6789dB
and maximum pass band ripple is 0.0141dB. The output of this structure is shown in
Fig. 6.15.





























Figure 6.15: The Recursive 2DLNS Filter (Split Coefficients) Output Signal
The HDL codes written to implement this architecture and corresponding auxiliary
packages are attached in Appendix A.
• Split input data and genuine coefficients
Since genuine coefficients can be represented in 16-bit binary values, the same rep-
resentations as split case will be considered for this structure. The only difference
is that the coefficients are represented with two digits. Therefore, two channels of
MAC units are shut down. In this case, we are able to reduce the size of data to the
smaller size of genuine coefficients which makes it the most efficient architecture.
The output of this structure is shown in Fig. 6.16. In this case, the average stop band
attenuation is -74.3282dB and maximum pass band ripple is 0.0141dB.
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Figure 6.16: The Recursive 2DLNS Filter (Genuine Coefficients) Output Signal
6.3.4 Synthesis Results and Comparison
Table 6.5 summarizes the synthesis results of the four architectures. Again, the last two
rows of the table show the size of data and coefficients. The triples in 2DLNS formats con-
tain the sign, the binary index and the second base exponent respectively. The number(s) in
front of triples show the number of digits. Again, all architectures have been synthesized
in their maximum clock frequency, and the highest occurs in binary-based design. This
time, the 2DLNS-based design is not efficient. The main reason is the size of conversion
RALUTs, with having 11 bits to represent the second base exponent, this table has 211 + 1
rows. Although, if 32-bit binary data can be represented with a smaller 2DLNS second
index, this architecture will also be improved. Here, on contrary to the 16-bit case, the re-
cursive 2DLNS-based designs, particularly the design with genuine coefficients, are greatly
advantageous in terms of VLSI area and power consumption. In this case, the recursive
2DLNS-based structure with split/genuine coefficients has quadruple/double RALUTs, but
the size of each is almost 1/62 the size of the RALUT in 2DLNS design. When FIR fil-
ter characteristics lead to less than 1 coefficients, the desired accuracy can be maintained
with a representation in limited number of binary bits, which in this case is 16 bits. There-
fore, splitting coefficients here has no added advantage and just adds more hardware and
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interconnections to the structure. The synthesis results show outstanding reduction in the
area and power of the recursive design with genuine coefficients. In this design, area is
decreased by 88% and power reduction is 74% as that of the binary-based architecture.
FIR Filter Binary-based 2DLNS-based Recursive Recursive
Architecture 2DLNS-based 2DLNS-based
Split Coefficients Genuine Coefficients
Clock Frequency (MHz) 278 164 165 200
Overall Area (µm)2 1,264,289 1,457,206 232,501 151,750
Dynamic power (mW ) 32.60 59.80 11.57 8.52
Energy (mW/MHz) 0.117 0.365 0.070 0.043
Data Arrival Time (ns) 3.41 5.91 5.86 4.81
Data Representation (bit) 32 2×(1,11,11) 2×2×(1,6,5) 2×2×(1,6,5)
Coefficient Representation (bit) 32 2×(1,11,11) 2×2×(1,6,3) 2×(1,6,3)
Table 6.5: 32-bit FIR Filter Designs Synthesis Results
6.4 Conclusions
In this chapter, in order to demonstrate the efficiency of 2DLNS-based and recursive 2DLNS-
based representations in signal processing, a FIR filter has been implemented. The synthe-
sis results confirm that the 2DLNS-based designs, when structured properly, are dominant
in terms of VLSI area and power consumption. This fact that coefficients are computed,
converted to 2DLNS representations and stored into a memory before run time, provides
flexibility for choosing the appropriate architecture. In this regard, the best architecture
may be realized by reducing the size of larger data down to the size of coefficients. This
may be involved with applying none to multiple level of recursion.
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A part of work developed in this chapter has already been presented in IEEE International
NEWCAS Conference, 2011 [37]. The more comprehensive paper authored based on this
work has been submitted to Journal of Circuits, Systems and Signal Processing.
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Chapter 7
Conclusions and Future Works
7.1 Conclusions
In this dissertation, efficient techniques to perform arithmetic operations on 2DLNS repre-
sentations have been developed.
We began with examining the existing 2DLNS addition/subtraction algorithms. In this re-
gard, some multiplication architectures with binary and 2DLNS adders were implemented.
Having the synthesis results for these 2DLNS multipliers, we concluded that the archi-
tecture with binary adder is privileged for all examined data widths, particularly when a
clock frequency is applied. Therefore, we decided to use multiplier architecture with bi-
nary adders to realize 2DLNS multipliers in the applications that will be implemented in
this research work.
Then, the concept of recursive multiplication has been applied to 2DLNS structures to
reduce the size of conversion look-up tables. In this regard, two recursive 2DLNS-based
multiplier architectures with one and two levels of recursion, along with their 64-bit im-
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plementations have been developed. It has been also shown that the recursion process in
2DLNS-based multipliers can be repeated as many times as needed to reach an optimum
size corresponding look-up tables. In this regard, the architecture with two level of recur-
sion showed outstanding results as a low-power and high-speed multiplier. Further in this
study, we examined the efficiency of recursive 2DLNS-based multiplication in two DSP
applications.
As the first application, two reconfigurable recursive multiplier architectures have been
developed. The architectures benefit from both 2DLNS properties and recursive multipli-
cations, which lead to a reduction in hardware. The architectures can be reconfigured in
real time for both single and double precision arithmetic, as well as fault tolerant and dual
single precision multiplications. Both single and double precision operations are carried
out at the maximum efficiency in terms of area, performance and power. Modern DSP pro-
cessors, such as those used in hand-held devices, may find considerable benefit from these
reconfigurable architectures.
Eventually, in order to demonstrate the efficiency of 2DLNS-based and recursive 2DLNS-
based representations in signal processing, an FIR filter has been implemented. The synthe-
sis results confirm that the 2DLNS-based designs are dominant in terms of VLSI area and
power consumption. This fact that coefficients are precomputed, provides flexibility for
choosing the appropriate architecture in recursive structures. In this regard, the best archi-
tecture may be realized by reducing the size of larger data down to the size of coefficients
using the recursion techniques described in this thesis.
7.2 Suggestions for Future Works
As we realized in FIR filter designs, recursive architectures are generally slower. The
reason is that multiple stages of 2-operand binary adders have been used in multipliers.
Therefore, implementing more efficient adder structures, such as carry save adders, may be
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a solution to reduce delay in multipliers.
In addition, some improvements may be made in the process of mapping of coefficients.
More efficient mapping of coefficients, in terms of both precision and size, will definitely
enhance the 2DLNS-based filter architectures.
In order to minimize the VLSI area in our architectures, the serial structure of 2DLNS
/ Binary conversions have been used, which has influenced the speed of the operations. In
this regard, the parallel and series architectures of these converters can be substituted to
provide delay and area requirements.
Furthermore, potential applications in multiplication intensive algorithms in a variety
of data widths can be examined. A possible application can be design and implementation
of an IIR filter. An IIR filter uses past outputs to influence the current response of the filter.
Although recursive filters usually require a much lower order to produce the same magni-
tude response as of an FIR filter, they are not guaranteed to be stable or have a linear phase.
And finally, the ASIC implementation of recursive 2DLNS-based multipliers may be
considered as an extension to this work. In such a way, the application of these architectures
in modern DSP processors may be examined more realistically.
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In order to show the design flow of a 2DLNS architecture and its realization in hardware,
the HDL codes written to implement the “Split input data and split coefficients” design in
32-bit case, are shown here.
A.1 Packages
A VHDL package contains subprograms, constant definitions, and/or type definitions to
be used through one or more design units. The filter program makes use of some IEEE
standard packages.
VHDL standard packages include STANDARD package which contains basic type defini-
tions and TEXTIO package which regards to ASCII input/output data types and subpro-
grams. These packages are fully standard and not described here. In addition, another IEEE
package, numeric bit has been used in this program. This package defines numeric types
and arithmetic functions for use with synthesis tools. In this research work, the original
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version of this package, Standard VHDL Synthesis Package (1076.3, NUMERIC BIT),
has been used with some minor changes. Since the package code is too long to be included
here, just the modified portions are described. The following VHDL file shows the differ-
ences between modified numeric bit package and its original copy. This file clearly shows
the lines which have been changed or added to the package. Most of these changes return
back to initial values of variables. In whole package, initial values have been removed
from declaration statements and have been assigned to the variables later. The definition
of functions RISING EDGE and FALLING EDGE have had conflicts with other standard
libraries. Therefore, the defined functions in this package have been ignored. Some other
changes are just minor corrections regard to VHDL syntax. The core shift functions, XSLL
and XSRL, have been modified based on some requirements. In this regard, the code for a
barrel shifter has been entirely rewritten. Finally, the function RESIZE has been changed
due to some errors.
801 ,805 c801 , 8 0 5
< −− Id : E . 1
< f u n c t i o n RISING EDGE ( s i g n a l S : BIT ) re turn BOOLEAN;
< −− R e s u l t s u b t y p e : BOOLEAN
< −− R e s u l t : R e t u r n s TRUE i f an e v e n t i s d e t e c t e d on s i g n a l S and t h e
< −− v a l u e changed from a ’ 0 ’ t o a ’ 1 ’ .
−−−
>−− −− Id : E . 1
>−− f u n c t i o n RISING EDGE ( s i g n a l S : BIT ) r e t u r n BOOLEAN;
>−− −− R e s u l t s u b t y p e : BOOLEAN
>−− −− R e s u l t : R e t u r n s TRUE i f an e v e n t i s d e t e c t e d on s i g n a l S and
t h e
>−− −− v a l u e changed from a ’ 0 ’ t o a ’ 1 ’ .
807 ,811 c807 , 8 1 1
< −− Id : E . 2
< f u n c t i o n FALLING EDGE ( s i g n a l S : BIT ) re turn BOOLEAN;
< −− R e s u l t s u b t y p e : BOOLEAN
< −− R e s u l t : R e t u r n s TRUE i f an e v e n t i s d e t e c t e d on s i g n a l S and t h e
< −− v a l u e changed from a ’ 1 ’ t o a ’ 0 ’ .
−−−
>−− −− Id : E . 2
>−− f u n c t i o n FALLING EDGE ( s i g n a l S : BIT ) r e t u r n BOOLEAN;
>−− −− R e s u l t s u b t y p e : BOOLEAN
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>−− −− R e s u l t : R e t u r n s TRUE i f an e v e n t i s d e t e c t e d on s i g n a l S and
t h e
>−− −− v a l u e changed from a ’ 1 ’ t o a ’ 0 ’ .
823 ,824 c823 , 8 2 4
< c o n s t a n t NAU : UNSIGNED ( 0 downto 1 ) : = ( o t h e r s = > ’0 ’ ) ;
< c o n s t a n t NAS : SIGNED ( 0 downto 1 ) : = ( o t h e r s = > ’0 ’ ) ;
−−−
> c o n s t a n t NAU : UNSIGNED ( 0 to 1 ) : = ( o t h e r s = > ’0 ’ ) ;
> c o n s t a n t NAS : SIGNED ( 0 to 1 ) : = ( o t h e r s = > ’0 ’ ) ;
886 c886
< v a r i a b l e CBIT : BIT : = C ;
−−−
> v a r i a b l e CBIT : BIT ; −−: = C;
887 a888
> CBIT : = C ;
904 c905
< v a r i a b l e CBIT : BIT : = C ;
−−−
> v a r i a b l e CBIT : BIT ; −− : = C;
905 a907
> CBIT : = C ;
952 ,953 c954 , 9 6 0
< a l i a s XARG : BIT VECTOR (ARG L downto 0 ) i s ARG;
< v a r i a b l e RESULT : BIT VECTOR (ARG L downto 0 ) : = ( o t h e r s = > ’0 ’ ) ;
−−−
> v a r i a b l e RESULT : BIT VECTOR (ARG L downto 0 ) ;
> v a r i a b l e temp : i n t e g e r ;
> v a r i a b l e a r g 1 : b i t v e c t o r ( ARG L downto 0 ) ;
> v a r i a b l e a r g 1 2 : b i t v e c t o r ( ARG L downto 0 ) ;
> v a r i a b l e a r g 1 2 4 : b i t v e c t o r ( ARG L downto 0 ) ;
> v a r i a b l e s h i f t : b i t v e c t o r ( 3 downto 0 ) ;
>
955 ,956 c962 , 9 7 5
< i f COUNT <= ARG L then
< RESULT(ARG L downto COUNT) : = XARG(ARG L−COUNT downto 0 ) ;
−−−
>
> temp : = c o u n t ;
> f o r i n d e x in 0 to 3 loop
> i f ( temp rem 2 ) = 0 then s h i f t ( i n d e x ) : = ’ 0 ’ ;
> e l s e s h i f t ( i n d e x ) : = ’ 1 ’ ;
> end i f ;
> temp : = temp / 2 ;
> end loop ;
>
> i f s h i f t ( 0 ) = ’ 0 ’ then a r g 1 : = a r g ;
> e l s e a r g 1 : = a r g (ARG L−1 downto 0 ) & ” 0” ;
> end i f ;
> i f s h i f t ( 1 ) = ’ 0 ’ then a r g 1 2 : = a r g 1 ;
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> e l s e a r g 1 2 : = a r g 1 (ARG L−2 downto 0 ) & ” 00” ;
957 a977 , 9 8 3
> i f s h i f t ( 2 ) = ’ 0 ’ then a r g 1 2 4 : = a r g 1 2 ;
> e l s e a r g 1 2 4 : = a r g 1 2 (ARG L−4 downto 0 ) & ” 0000”
;
> end i f ;
> i f s h i f t ( 3 ) = ’ 0 ’ then RESULT : = a r g 1 2 4 ;
> e l s e RESULT : = a r g 1 2 4 (ARG L−8 downto 0 ) &
” 00000000 ” ;
> end i f ;
>
963 ,964 c989 , 9 9 5
< a l i a s XARG : BIT VECTOR (ARG L downto 0 ) i s ARG;
< v a r i a b l e RESULT : BIT VECTOR (ARG L downto 0 ) : = ( o t h e r s = > ’0 ’ ) ;
−−−
> v a r i a b l e RESULT : BIT VECTOR (ARG L downto 0 ) ;
> v a r i a b l e temp : i n t e g e r ;
> v a r i a b l e a r g 1 : b i t v e c t o r ( ARG L downto 0 ) ;
> v a r i a b l e a r g 1 2 : b i t v e c t o r ( ARG L downto 0 ) ;
> v a r i a b l e a r g 1 2 4 : b i t v e c t o r ( ARG L downto 0 ) ;
> v a r i a b l e s h i f t : b i t v e c t o r ( 3 downto 0 ) ;
>
966 ,967 c997 ,1010
< i f COUNT <= ARG L then
< RESULT(ARG L−COUNT downto 0 ) : = XARG(ARG L downto COUNT) ;
−−−
>
> temp : = c o u n t ;
> f o r i n d e x in 0 to 3 loop
> i f ( temp rem 2 ) = 0 then s h i f t ( i n d e x ) : = ’ 0 ’ ;
> e l s e s h i f t ( i n d e x ) : = ’ 1 ’ ;
> end i f ;
> temp : = temp / 2 ;
> end loop ;
>
> i f s h i f t ( 0 ) = ’ 0 ’ then a r g 1 : = a r g ;
> e l s e a r g 1 : = ”0” & a r g (ARG L downto 1 ) ;
> end i f ;
> i f s h i f t ( 1 ) = ’ 0 ’ then a r g 1 2 : = a r g 1 ;
> e l s e a r g 1 2 : = ” 00 ” & a r g 1 (ARG L downto 2 ) ;
968 a1012 ,1018
> i f s h i f t ( 2 ) = ’ 0 ’ then a r g 1 2 4 : = a r g 1 2 ;
> e l s e a r g 1 2 4 : = ” 0000” & a r g 1 2 (ARG L downto 4 ) ;
> end i f ;
> i f s h i f t ( 3 ) = ’ 0 ’ then RESULT : = a r g 1 2 4 ;
> e l s e RESULT : = ” 00000000 ” &
a r g 1 2 4 (ARG L downto 8 ) ;
> end i f ;
>
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976 c1026
< v a r i a b l e XCOUNT : NATURAL : = COUNT;
−−−
> v a r i a b l e XCOUNT : NATURAL ; −− : = COUNT;
977 a1028
> XCOUNT : = COUNT;
991 c1042
< v a r i a b l e RESULT : BIT VECTOR (ARG L downto 0 ) : = XARG;
−−−
> v a r i a b l e RESULT : BIT VECTOR (ARG L downto 0 ) ; −−: = XARG;
993 a1045
> RESULT : = XARG;
1005 c1057
< v a r i a b l e RESULT : BIT VECTOR (ARG L downto 0 ) : = XARG;
−−−
> v a r i a b l e RESULT : BIT VECTOR (ARG L downto 0 ) ; −− : = XARG;
1007 a1060
> RESULT : = XARG;
1100 c1153
< v a r i a b l e CBIT : BIT : = ’ 1 ’ ;
−−−
> v a r i a b l e CBIT : BIT ; −−: = ’ 1 ’ ;
1101 a1155
> CBIT : = ’ 1 ’ ;
1219 c1273
< v a r i a b l e RESULT : UNSIGNED ( ( L’LENGTH+R’LENGTH−1) downto 0 ) : =
( o t h e r s = > ’0 ’ ) ;
−−−
> v a r i a b l e RESULT : UNSIGNED ( ( L’LENGTH+R’LENGTH−1) downto 0 ) ;
−− : = ( o t h e r s = > ’0 ’ ) ;
1221 a1276
> RESULT : = ( o t h e r s = > ’0 ’ ) ;
1239 c1294
< v a r i a b l e RESULT : SIGNED ( ( L LEFT+R LEFT+1) downto 0 ) : =
( o t h e r s = > ’0 ’ ) ;
−−−
> v a r i a b l e RESULT : SIGNED ( ( L LEFT+R LEFT+1) downto 0 ) ;
−− : = ( o t h e r s = > ’0 ’ ) ;
1241 a1297
> RESULT : = ( o t h e r s = > ’0 ’ ) ;
1301 c1357
< v a r i a b l e QNEG : BOOLEAN : = FALSE ;
−−−
> v a r i a b l e QNEG : BOOLEAN ; −−: = FALSE;
1302 a1359
> QNEG : = FALSE ;
1353 a1411
> n u l l ;
1387 a1446
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> n u l l ;
1411 c1470
< v a r i a b l e RNEG : BOOLEAN : = FALSE ;
−−−
> v a r i a b l e RNEG : BOOLEAN ; −−: = FALSE;
1412 a1472
> RNEG : = FALSE ;
1446 a1507
> n u l l ;
1482 a1544
> n u l l ;
1500 a1563
> n u l l ;
1524 c1587
< v a r i a b l e RNEG : BOOLEAN : = FALSE ;
−−−
> v a r i a b l e RNEG : BOOLEAN ; −− : = FALSE;
1525 a1589
> RNEG : = FALSE ;
1581 a1646
> n u l l ;
1599 a1665
> n u l l ;
1617 a1684
> n u l l ;
1626 c1693
< v a r i a b l e SIZE : NATURAL : = MAX(L’LENGTH, R’LENGTH) ;
−−−
> v a r i a b l e SIZE : NATURAL ; −− : = MAX( L ’LENGTH , R ’LENGTH) ;
1627 a1695
> SIZE : = MAX(L ’LENGTH, R’LENGTH) ;
1639 c1707
< v a r i a b l e SIZE : NATURAL : = MAX(L’LENGTH, R’LENGTH) ;
−−−
> v a r i a b l e SIZE : NATURAL ; −− : = MAX( L ’LENGTH , R ’LENGTH) ;
1640 a1709
> SIZE : = MAX(L ’LENGTH, R’LENGTH) ;
1710 c1779
< v a r i a b l e SIZE : NATURAL : = MAX(L’LENGTH, R’LENGTH) ;
−−−
> v a r i a b l e SIZE : NATURAL ; −− : = MAX( L ’LENGTH , R ’LENGTH) ;
1711 a1781
> SIZE : = MAX(L ’LENGTH, R’LENGTH) ;
1723 c1793
< v a r i a b l e SIZE : NATURAL : = MAX(L’LENGTH, R’LENGTH) ;
−−−
> v a r i a b l e SIZE : NATURAL ; −− : = MAX( L ’LENGTH , R ’LENGTH) ;
1724 a1795
> SIZE : = MAX(L ’LENGTH, R’LENGTH) ;
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1794 c1865
< v a r i a b l e SIZE : NATURAL : = MAX(L’LENGTH, R’LENGTH) ;
−−−
> v a r i a b l e SIZE : NATURAL ; −− : = MAX( L ’LENGTH , R ’LENGTH) ;
1795 a1867
> SIZE : = MAX(L ’LENGTH, R’LENGTH) ;
1807 c1879
< v a r i a b l e SIZE : NATURAL : = MAX(L’LENGTH, R’LENGTH) ;
−−−
> v a r i a b l e SIZE : NATURAL ; −− : = MAX( L ’LENGTH , R ’LENGTH) ;
1808 a1881
> SIZE : = MAX(L ’LENGTH, R’LENGTH) ;
1878 c1951
< v a r i a b l e SIZE : NATURAL : = MAX(L’LENGTH, R’LENGTH) ;
−−−
> v a r i a b l e SIZE : NATURAL ; −− : = MAX( L ’LENGTH , R ’LENGTH) ;
1879 a1953
> SIZE : = MAX(L ’LENGTH, R’LENGTH) ;
1891 c1965
< v a r i a b l e SIZE : NATURAL : = MAX(L’LENGTH, R’LENGTH) ;
−−−
> v a r i a b l e SIZE : NATURAL ; −− : = MAX( L ’LENGTH , R ’LENGTH) ;
1892 a1967
> SIZE : = MAX(L ’LENGTH, R’LENGTH) ;
1962 c2037
< v a r i a b l e SIZE : NATURAL : = MAX(L’LENGTH, R’LENGTH) ;
−−−
> v a r i a b l e SIZE : NATURAL ; −− : = MAX( L ’LENGTH , R ’LENGTH) ;
1963 a2039
> SIZE : = MAX(L ’LENGTH, R’LENGTH) ;
1975 c2051
< v a r i a b l e SIZE : NATURAL : = MAX(L’LENGTH, R’LENGTH) ;
−−−
> v a r i a b l e SIZE : NATURAL ; −− : = MAX( L ’LENGTH , R ’LENGTH) ;
1976 a2053
> SIZE : = MAX(L ’LENGTH, R’LENGTH) ;
2046 c2123
< v a r i a b l e SIZE : NATURAL : = MAX(L’LENGTH, R’LENGTH) ;
−−−
> v a r i a b l e SIZE : NATURAL ; −− : = MAX( L ’LENGTH , R ’LENGTH) ;
2047 a2125
> SIZE : = MAX(L ’LENGTH, R’LENGTH) ;
2059 c2137
< v a r i a b l e SIZE : NATURAL : = MAX(L’LENGTH, R’LENGTH) ;
−−−
> v a r i a b l e SIZE : NATURAL ; −− : = MAX( L ’LENGTH , R ’LENGTH) ;
2060 a2139
> SIZE : = MAX(L ’LENGTH, R’LENGTH) ;
2314 c2393
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< v a r i a b l e RESULT : NATURAL : = 0 ;
−−−
> v a r i a b l e RESULT : NATURAL ; −− : = 0 ;
2315 a2395
> RESULT : = 0 ;
2350 c2430
< v a r i a b l e I VAL : NATURAL : = ARG;
−−−
> v a r i a b l e I VAL : NATURAL ; −− : = ARG;
2351 a2432
> I VAL : = ARG;
2364 a2446
> n u l l ;
2372 ,2373 c2454 ,2455
< v a r i a b l e B VAL : BIT : = ’ 0 ’ ;
< v a r i a b l e I VAL : INTEGER : = ARG;
−−−
> v a r i a b l e B VAL : BIT ; −− : = ’ 0 ’ ;
> v a r i a b l e I VAL : INTEGER ; −− : = ARG;
2374a2457 ,2458
> B VAL : = ’ 0 ’ ;
> I VAL : = ARG;
2392 a2477
> n u l l ;
2402 c2487
< v a r i a b l e RESULT : SIGNED ( NEW SIZE−1 downto 0 ) : = ( o t h e r s = > ’0 ’ ) ;
−−−
> v a r i a b l e RESULT : SIGNED ( NEW SIZE−1 downto 0 ) ; −− : = ( o t h e r s
= > ’0 ’ ) ;
2404 a2490
> RESULT : = ( o t h e r s = > ’0 ’ ) ;
2418 ,2420 c2504 ,2506
< c o n s t a n t ARG LEFT : INTEGER : = ARG’LENGTH−1;
< a l i a s XARG : UNSIGNED(ARG LEFT downto 0 ) i s ARG;
< v a r i a b l e RESULT : UNSIGNED( NEW SIZE−1 downto 0 ) : = ( o t h e r s = > ’0 ’ ) ;
−−−
> a l i a s INVEC : UNSIGNED(ARG’LENGTH−1 downto 0 ) i s ARG;
> v a r i a b l e RESULT : UNSIGNED( NEW SIZE−1 downto 0 ) ;
−− : = ( o t h e r s = > ’0 ’ ) ;
> c o n s t a n t BOUND : INTEGER : = MIN(ARG’LENGTH, RESULT’LENGTH)−1;
2421 a2508
> RESULT : = ( o t h e r s = > ’0 ’ ) ;
2424 c2511
< i f XARG’LENGTH = 0 then re turn RESULT ;
−−−
> i f ( ARG’LENGTH = 0 ) then re turn RESULT;
2426 ,2430 c2513 ,2514
< i f ( RESULT’LENGTH < ARG’LENGTH) then
< RESULT(RESULT’ LEFT downto 0 ) : = XARG(RESULT’LEFT downto 0 ) ;
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< e l s e
< RESULT(RESULT’ LEFT downto XARG’ LEFT+1) : = ( o t h e r s = > ’0 ’ ) ;
< RESULT(XARG’LEFT downto 0 ) : = XARG;
−−−
> i f BOUND >= 0 then





2559 ,2563 c2643 ,2651
< −− Id : E . 1
< f u n c t i o n RISING EDGE ( s i g n a l S : BIT ) re turn BOOLEAN i s
< begin
< re turn S ’EVENT and S = ’ 1 ’ ;
< end RISING EDGE ;
−−−
>−− −− Id : E . 1
>−− f u n c t i o n RISING EDGE ( s i g n a l S : BIT ) r e t u r n BOOLEAN i s
>−− b e g i n
>−− r e t u r n S ’EVENT and S = ’ 1 ’ ;
>−− i f ( S ’EVENT and S = ’ 1 ’ )
>−− t h e n r e t u r n t r u e ;
>−− e l s e r e t u r n f a l s e ;
>−− end i f ;
>−− end RISING EDGE ;
2565 ,2569 c2653 ,2657
< −− Id : E . 2
< f u n c t i o n FALLING EDGE ( s i g n a l S : BIT ) re turn BOOLEAN i s
< begin
< re turn S ’EVENT and S = ’ 0 ’ ;
< end FALLING EDGE ;
−−−
>−− −− Id : E . 2
>−− f u n c t i o n FALLING EDGE ( s i g n a l S : BIT ) r e t u r n BOOLEAN i s
>−− b e g i n
>−− r e t u r n S ’EVENT and S = ’ 0 ’ ;
>−− end FALLING EDGE;
A.2 The Filter Modules
The Filter data path consists of several features. All features are declared as components
in the Filter top level file. The RTL architecture body of the Filter is constructed using
these data path components.
83
A. HARDWARE DESCRIPTION CODES
A.2.1 The Filter
The VHDL description of “filter” entity and its RTL level architecture body is shown in
this section. This is the top level file in this design. All components are declared and in-
stantiated in this file.
l i b r a r y i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
l i b r a r y work ;
use work . n u m e r i c b i t . a l l ;
e n t i t y f i l t e r i s
port ( c l k : in s t d l o g i c ;
r e s e t : in s t d l o g i c ;
i n p u t d a t a : in s t d l o g i c v e c t o r ( 3 1 downto 0 ) ;
o u t p u t d a t a : out s t d l o g i c v e c t o r ( 5 1 downto 0 ) ;
a : out s t d l o g i c v e c t o r ( 9 downto 0 ) ;
d : in s t d l o g i c v e c t o r ( 3 9 downto 0 ) ;
i r m e m e n a b l e : out s t d l o g i c ;
mem a : out s t d l o g i c v e c t o r ( 9 downto 0 ) ;
mem d out : in s t d l o g i c v e c t o r ( 4 7 downto 0 ) ;
mem d in : out s t d l o g i c v e c t o r ( 4 7 downto 0 ) ;
mem wri te en : out s t d l o g i c ;
o u t p u t e n a b l e : out s t d l o g i c ;
mem enable : out s t d l o g i c ) ;
end e n t i t y f i l t e r ;
a r c h i t e c t u r e r t l of f i l t e r i s
−− The FIR f i l t e r I n p u t R e g i s t e r
component i n p u t r e g i s
port ( d : in s t d l o g i c v e c t o r ( 3 1 downto 0 ) ;
q low : out s t d l o g i c v e c t o r ( 1 5 downto 0 ) ;
q h i g h : out s t d l o g i c v e c t o r ( 1 5 downto 0 ) ;
e n a b l e : in s t d l o g i c ;
o u t e n : in s t d l o g i c ) ;
end component i n p u t r e g ;
−− The Binary / 2 − d i g i t 2 DLNS C o n v e r t e r
component s e r i a l 2 d i g i t h i g h l o w 1 7
port ( CK : in s t d l o g i c ;
r e s e t : in s t d l o g i c ;
a c t i v a t e : in s t d l o g i c ;
i : in s t d l o g i c v e c t o r ( 1 6 downto 0 ) ;
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r e a d y : out s t d l o g i c ;
o u t p u t s i g n : out s t d l o g i c v e c t o r ( 1 downto 0 ) ;
o u t p u t f i r s t : out s t d l o g i c v e c t o r ( 1 1 downto 0 ) ;
o u t p u t s e c o n d : out s t d l o g i c v e c t o r ( 9 downto 0 ) ) ;
end component ;
−− The FIR f i l t e r B inary / 2 DLNS Convers ion R e g i s t e r
component c o n v o u t r e g i s
port ( e n a b l e : in s t d l o g i c ;
r e a d y l o w : in s t d l o g i c ;
r e a d y h i g h : in s t d l o g i c ;
o u t p u t s i g n l o w : in s t d l o g i c v e c t o r ( 1 downto 0 ) ;
o u t p u t f i r s t l o w : in s t d l o g i c v e c t o r ( 1 1 downto 0 ) ;
o u t p u t s e c o n d l o w : in s t d l o g i c v e c t o r ( 9 downto 0 ) ;
o u t p u t s i g n h i g h : in s t d l o g i c v e c t o r ( 1 downto 0 ) ;
o u t p u t f i r s t h i g h : in s t d l o g i c v e c t o r ( 1 1 downto 0 ) ;
o u t p u t s e c o n d h i g h : in s t d l o g i c v e c t o r ( 9 downto 0 ) ;
o u t p u t : out s t d l o g i c v e c t o r ( 4 7 downto 0 ) ) ;
end component ;
−− The FIR f i l t e r M u l t i p l y and Accumula te u n i t
component top mac i s
port ( c lk , c l r : in s t d l o g i c ;
x : in s t d l o g i c v e c t o r ( 4 7 downto 0 ) ;
y : in s t d l o g i c v e c t o r ( 3 9 downto 0 ) ;
p : out s t d l o g i c v e c t o r ( 5 1 downto 0 ) ) ;
end component top mac ;
−− The C o n t r o l l e r
component c o n t r o l l e r i s
port ( c l k : in s t d l o g i c ;
r e s e t : in s t d l o g i c ;
i r m e m e n a b l e : out s t d l o g i c ;
mem wri te en : out s t d l o g i c ;
mem enable : out s t d l o g i c ;
t o p m a c c l r : out s t d l o g i c ;
b t c r e s e t l o w : out s t d l o g i c ;
b t c r e a d y l o w : in s t d l o g i c ;
b t c a c t i v a t e l o w : out s t d l o g i c ;
b t c r e s e t h i g h : out s t d l o g i c ;
b t c r e a d y h i g h : in s t d l o g i c ;
b t c a c t i v a t e h i g h : out s t d l o g i c ;
i n r e g e n a b l e : out s t d l o g i c ;
i n r e g o u t e n : out s t d l o g i c ;
o u t r e g e n a b l e : out s t d l o g i c ;
c t r l m e m a : out s t d l o g i c v e c t o r ( 9 downto 0 ) ;
c t r l i r m e m a : out s t d l o g i c v e c t o r ( 9 downto 0 ) ) ;
end component c o n t r o l l e r ;
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s i g n a l d a t a o u t : s t d l o g i c v e c t o r ( 5 1 downto 0 ) ;
s i g n a l d a t a i n l o w : s t d l o g i c v e c t o r ( 1 5 downto 0 ) ;
s i g n a l d a t a i n h i g h : s t d l o g i c v e c t o r ( 1 5 downto 0 ) ;
s i g n a l d a t a i n l o w 1 7 : s t d l o g i c v e c t o r ( 1 6 downto 0 ) ;
s i g n a l d a t a i n h i g h 1 7 : s t d l o g i c v e c t o r ( 1 6 downto 0 ) ;
s i g n a l a o u t : s t d l o g i c v e c t o r ( 9 downto 0 ) ;
s i g n a l t o p m a c c l r : s t d l o g i c ;
s i g n a l b t c r e s e t l o w : s t d l o g i c ;
s i g n a l b t c r e a d y l o w : s t d l o g i c ;
s i g n a l b t c a c t i v a t e l o w : s t d l o g i c ;
s i g n a l b t c r e s e t h i g h : s t d l o g i c ;
s i g n a l b t c r e a d y h i g h : s t d l o g i c ;
s i g n a l b t c a c t i v a t e h i g h : s t d l o g i c ;
s i g n a l r e a d y : s t d l o g i c ;
s i g n a l i n r e g e n a b l e : s t d l o g i c ;
s i g n a l i n r e g o u t e n : s t d l o g i c ;
s i g n a l o u t r e g e n a b l e : s t d l o g i c ;
s i g n a l c t r l m e m a : s t d l o g i c v e c t o r ( 9 downto 0 ) ;
s i g n a l mem da ta in : s t d l o g i c v e c t o r ( 4 7 downto 0 ) ;
s i g n a l mem da ta ou t : s t d l o g i c v e c t o r ( 4 7 downto 0 ) ;
s i g n a l c t r l i r m e m a : s t d l o g i c v e c t o r ( 9 downto 0 ) ;
s i g n a l o u t p u t s i g n l o w : s t d l o g i c v e c t o r ( 1 downto 0 ) ;
s i g n a l o u t p u t f i r s t l o w : s t d l o g i c v e c t o r ( 1 1 downto 0 ) ;
s i g n a l o u t p u t s e c o n d l o w : s t d l o g i c v e c t o r ( 9 downto 0 ) ;
s i g n a l o u t p u t s i g n h i g h : s t d l o g i c v e c t o r ( 1 downto 0 ) ;
s i g n a l o u t p u t f i r s t h i g h : s t d l o g i c v e c t o r ( 1 1 downto 0 ) ;
s i g n a l o u t p u t s e c o n d h i g h : s t d l o g i c v e c t o r ( 9 downto 0 ) ;
begin
−− I n p u t / Ou tpu t p o r t s c o n n e c t i o n s
a <= c t r l i r m e m a ;
mem a <= c t r l m e m a ;
o u t p u t e n a b l e <= o u t r e g e n a b l e ;
r e a d y <= b t c r e a d y l o w and b t c r e a d y h i g h ;
d a t a i n l o w 1 7 <= ”0” & d a t a i n l o w ( 1 5 downto 0 ) ;
d a t a i n h i g h 1 7 <= d a t a i n h i g h ( 1 5 ) & d a t a i n h i g h ( 1 5 downto 0 ) ;
i n p u t r e g i s t e r : i n p u t r e g
port map ( d = > i n p u t d a t a , q low = > d a t a i n l o w , q h i g h =>
d a t a i n h i g h , e n a b l e = > i n r e g e n a b l e , o u t e n =>
i n r e g o u t e n ) ;
BTC conver t e r low : s e r i a l 2 d i g i t h i g h l o w 1 7
port map ( CK = > c lk , r e s e t = > b t c r e s e t l o w , a c t i v a t e =>
b t c a c t i v a t e l o w , i = > d a t a i n l o w 1 7 , r e a d y =>
b t c r e a d y l o w , o u t p u t s i g n = > o u t p u t s i g n l o w ,
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o u t p u t f i r s t = > o u t p u t f i r s t l o w ,
o u t p u t s e c o n d = > o u t p u t s e c o n d l o w ) ;
B T C c o n v e r t e r h i g h : s e r i a l 2 d i g i t h i g h l o w 1 7
port map ( CK = > c lk , r e s e t = > b t c r e s e t h i g h , a c t i v a t e =>
b t c a c t i v a t e h i g h , i = > d a t a i n h i g h 1 7 , r e a d y =>
b t c r e a d y h i g h , o u t p u t s i g n = > o u t p u t s i g n h i g h ,
o u t p u t f i r s t = > o u t p u t f i r s t h i g h ,
o u t p u t s e c o n d = > o u t p u t s e c o n d h i g h ) ;
BTC reg : c o n v o u t r e g
port map ( e n a b l e = > ready ,
r e a d y l o w = > b t c r e a d y l o w ,
o u t p u t s i g n l o w = > o u t p u t s i g n l o w ,
o u t p u t f i r s t l o w = > o u t p u t f i r s t l o w ,
o u t p u t s e c o n d l o w = > o u t p u t s e c o n d l o w ,
r e a d y h i g h = > b t c r e a d y h i g h ,
o u t p u t s i g n h i g h = > o u t p u t s i g n h i g h ,
o u t p u t f i r s t h i g h = > o u t p u t f i r s t h i g h ,
o u t p u t s e c o n d h i g h = > o u t p u t s e c o n d h i g h ,
o u t p u t = > mem d in ) ;
m u l t i p l i e r a c c u m u l a t e r : top mac
port map ( c l k = > c lk , c l r = > t o p m a c c l r , x = > mem d out , y = > d ,
p = > o u t p u t d a t a ) ;
t h e c o n t r o l l e r : c o n t r o l l e r
port map ( c l k = > c lk , r e s e t = > r e s e t ,
i r m e m e n a b l e = > i r mem enab le ,
mem wri te en = > mem wri te en ,
mem enable = > mem enable ,
t o p m a c c l r = > t o p m a c c l r ,
b t c r e s e t l o w = > b t c r e s e t l o w ,
b t c r e a d y l o w = > b t c r e a d y l o w ,
b t c a c t i v a t e l o w = > b t c a c t i v a t e l o w ,
b t c r e s e t h i g h = > b t c r e s e t h i g h ,
b t c r e a d y h i g h = > b t c r e a d y h i g h ,
b t c a c t i v a t e h i g h = > b t c a c t i v a t e h i g h ,
i n r e g e n a b l e = > i n r e g e n a b l e ,
i n r e g o u t e n = > i n r e g o u t e n ,
o u t r e g e n a b l e = > o u t r e g e n a b l e ,
c t r l m e m a = > c t r l mem a ,
c t r l i r m e m a = > c t r l i r m e m a ) ;
end a r c h i t e c t u r e r t l ;
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A.2.2 The Input Register
The input data is written from a file and stored into this register.
l i b r a r y i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use work . n u m e r i c b i t . a l l ;
e n t i t y i n p u t r e g i s
port ( d : in s t d l o g i c v e c t o r ( 3 1 downto 0 ) ;
q low : out s t d l o g i c v e c t o r ( 1 5 downto 0 ) ;
q h i g h : out s t d l o g i c v e c t o r ( 1 5 downto 0 ) ;
e n a b l e : in s t d l o g i c ;
o u t e n : in s t d l o g i c ) ;
end e n t i t y i n p u t r e g ;
a r c h i t e c t u r e b e h a v i o r of i n p u t r e g i s
s i g n a l s t o r e d v a l u e l o w : s t d l o g i c v e c t o r ( 1 5 downto 0 ) ;
s i g n a l s t o r e d v a l u e h i g h : s t d l o g i c v e c t o r ( 1 5 downto 0 ) ;
begin
−− da ta i s s t o r e d when i n p u t i s e n a b l e d
i n p u t : p r o c e s s ( d , e n a b l e ) i s
begin
i f e n a b l e = ’ 1 ’ then
s t o r e d v a l u e l o w <= d ( 1 5 downto 0 ) ;
s t o r e d v a l u e h i g h <= d ( 3 1 downto 1 6 ) ;
end i f ;
end p r o c e s s i n p u t ;
−− s t o r e d da ta i s w r i t t e n t o o u t p u t when o u t p u t i s e n a b l e d
q low <= s t o r e d v a l u e l o w when o u t e n = ’ 1 ’ e l s e
”ZZZZZZZZZZZZZZZZ” ;
q h i g h <= s t o r e d v a l u e h i g h when o u t e n = ’ 1 ’ e l s e
”ZZZZZZZZZZZZZZZZ” ;
end a r c h i t e c t u r e b e h a v i o r ;
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A.2.3 The Binary / 2DLNS Converter
For the binary / 2DLNS conversion, the modified version of the Verilog code in [29] is used.
The HDL code has been written fully parametrized and the parameters should be set when
the shell script which generates Verilog module is run. The definition of these parameters
were also included in [29]. Before running this script, the optimal base has been computed
and stored in an ASCII file, 13-65536-nzsmn2-00. The binary / 2DLNS converter module
in Filter has been generated by setting the parameters as:
makeserial2digithighlow.sh 13-65536-nzsmn2-00 17 6 5 3 2 1 -nz > converter.v
The name of generated module is serial2digithighlow17 which is instantiated, as an
component, in the Filter top module. This Verilog file is shown here.
‘ i f d e f DC
‘ e l s e
‘ t i m e s c a l e 1 ns / 1 0 ps
/ / Def ine s e r i a l s i m u l a t i o n module
module s i m u l a t e s e r i a l ;
p a r a m e t e r i n p u t b i t s = 1 7 ;
p a r a m e t e r f i r s t b a s e b i t s = 6 ;
p a r a m e t e r s e c o n d b a s e b i t s = 5 ;
p a r a m e t e r twobi tmode = 0 ;
p a r a m e t e r d i g i t s = 2 ;
p a r a m e t e r s t a r t e r = −65536 ;
p a r a m e t e r s t o p p e r = 6 5 5 3 5 ;
/ / Def ine sys tm c l o c k
r e g CK;
/ / T e s t bench r e g i s t e r s , j u s t one
r e g [ 6 3 : 0 ] i ;
/ / I n t e r f a c i n g r e g i s t e r s
r e g r e s e t ;
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r e g a c t i v a t e ;
r e g [ i n p u t b i t s − 1 : 0 ] i 0 ;
wi re r e a d y ;
wi re [ ( d i g i t s ∗ ( twobi tmode + 1 ) ) − 1 : 0 ] o u t p u t s i g n ;
wi re [ ( f i r s t b a s e b i t s ∗ d i g i t s ) − 1 : 0 ] o u t p u t f i r s t ;
w i re [ ( s e c o n d b a s e b i t s ∗ d i g i t s ) − 1 : 0 ] o u t p u t s e c o n d ;
/ / Reorde red c o n v e r t e r r e s u l t s
r e g [ twobi tmode : 0 ] f i n a l s i g n [ 0 : d i g i t s − 1 ] ;
r e g [ f i r s t b a s e b i t s − 1 : 0 ] f i n a l f i r s t [ 0 : d i g i t s − 1 ] ;
r e g [ s e c o n d b a s e b i t s − 1 : 0 ] f i n a l s e c o n d [ 0 : d i g i t s − 1 ] ;
/ / Temporary r e g i s t e r s
r e g [ ( d i g i t s ∗ ( twobi tmode + 1 ) ) − 1 : 0 ] o u t p u t s i g n 2 ;
r e g [ ( f i r s t b a s e b i t s ∗ d i g i t s ) − 1 : 0 ] o u t p u t f i r s t 2 ;
r e g [ ( s e c o n d b a s e b i t s ∗ d i g i t s ) − 1 : 0 ] o u t p u t s e c o n d 2 ;
/ / Conver s ion o p e r a t e s on r i s i n g edge
s e r i a l 2 d i g i t h i g h l o w 1 7
s e r i a l (
CK,
r e s e t ,
a c t i v a t e ,
i0 ,
ready ,
o u t p u t s i g n ,
o u t p u t f i r s t ,
o u t p u t s e c o n d
) ;
i n t e g e r q ;
t ime s t a r t t i m e ;
/ / I n i t i a l i z a t i o n r o u t i n e
i n i t i a l
begin
/ / D i s a b l e v e r i l o g i n p u t l o g g i n g
$nokey ;
/ / D i s a b l e v e r i l o g o u t p u t l o g g i n g
$no log ;
/ / I n i t i a l i z e c l o c k
CK = 0 ;
/ / S e t i n i t i a l i n p u t
i = s t a r t e r − 1 ;
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/ / D i s a b l e c o n v e r t e r
a c t i v a t e = 0 ;
/ / R e s e t c o n v e r t e r
r e s e t = 1 ;
end
/ / S e t up t h e c l o c k to p u l s e e v e r y 1 0 u n i t s
a lways # 1 0 CK = ! CK;
/ / On t h e r i s i n g edge
a lways @( posedge CK )
begin
/ / When c o n v e r s i o n i s done , r e a d c o n v e r t e r r e s u l t s
i f ( r e a d y == 1 && a c t i v a t e = = 0 )
begin
$ d i s p l a y ( ” ! t o t a l t ime=%t ” , $ t ime − s t a r t t i m e ) ;
/ / Copy t h e c o n e r t e r r e s u l t s
o u t p u t s i g n 2 = o u t p u t s i g n ;
o u t p u t f i r s t 2 = o u t p u t f i r s t ;
o u t p u t s e c o n d 2 = o u t p u t s e c o n d ;
/ / Wr i t e out t h e i n p u t f o r compar i son
$ w r i t e ( ”+%b” , i 0 ) ;
/ / Loop t h r o u g h a l l t h e d i g i t s to e x t r a c t t h e s i g n and i n d i c e s
/ / We can not use a v a r i a b l e in t h e i n d e x i n g , so we use s h i f t s
i n s t e a d
f o r ( q = 0 ; q < d i g i t s ; q = q + 1 )
begin
/ / E x t r a c t t h e s i g n
f i n a l s i g n [ q ] = o u t p u t s i g n 2 [ twobi tmode : 0 ] ;
/ / S h i f t i t down f o r t h e next e x t r a c t i o n
o u t p u t s i g n 2 = o u t p u t s i g n 2 > > ( twobi tmode + 1 ) ;
/ / E x t r a c t t h e f i r s t i n d e x
f i n a l f i r s t [ q ] = o u t p u t f i r s t 2 [ f i r s t b a s e b i t s − 1 : 0 ] ;
/ / S h i f t i t down f o r t h e next e x t r a c t i o n
o u t p u t f i r s t 2 = o u t p u t f i r s t 2 >> f i r s t b a s e b i t s ;
/ / E x t r a c t t h e second i n d e x
f i n a l s e c o n d [ q ] = o u t p u t s e c o n d 2 [ s e c o n d b a s e b i t s − 1 : 0 ] ;
/ / S h i f t i t down f o r t h e next e x t r a c t i o n
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o u t p u t s e c o n d 2 = o u t p u t s e c o n d 2 >> s e c o n d b a s e b i t s ;
/ / Wr i t e out t h e s i g n and i n d i c e s
$ w r i t e ( ”\ t%b\ t%b\ t%b” , f i n a l s i g n [ q ] , f i n a l f i r s t [ q ] ,
f i n a l s e c o n d [ q ] ) ;
end
/ / Wr i t e a new l i n e
$ w r i t e ( ”\n” ) ;
/ / I n c r e m e n t t h e t e s t i n p u t
i = i + 1 ;
/ / S top s i m u l a t i o n s when i t r e a c h e s t h e l a s t i n p u t
i f ( i − 1 = = s t o p p e r )
begin
$ f i n i s h ;
end
/ / S e t t h e i n p u t
i 0 <= i [ i n p u t b i t s − 1 : 0 ] ;
/ / Reques t a c o n v e r s i o n
a c t i v a t e <= 1;
/ / Record s t a r t t ime
s t a r t t i m e = $ t ime ;
end
e l s e
begin
/ / Conver s ion i s e i t h e r busy or in r e s e t
/ / Turn o f f c o n v e r s i o n
a c t i v a t e <= 0;
/ / Take out of r e s e t
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‘ e n d i f
/ / Def ine S e r i a l 2 D i g i t High / Low Conver s ion Module
module s e r i a l 2 d i g i t h i g h l o w 1 7 (
CK,
r e s e t ,
a c t i v a t e ,
i ,
ready ,
o u t p u t s i g n ,
o u t p u t f i r s t ,
o u t p u t s e c o n d
) ;
/ / Def ine p a r a m e t e r s
/ / i n p u t b i t s : I n p u t word s i z e in b i t s
/ / i n t e r n a l b i t s : I n t e r n a l working b i t s i z e ( >= i n p u t b i t s )
/ / f i r s t b a s e b i t s : Number of b i t s f o r t h e f i r s t base i n d e x
/ / s e c o n d b a s e b i t s : Number of b i t s f o r t h e second base i n d e x
/ / s e c o n d b a s e r e s e r v e d b i t s : Number of b i t s f o r e x c l u s i o n on t h e
s e c o n d b a s e i n d e x
/ / n o r m a l i z e r b i t s : Number of b i t s f o r s h i f t from n o r m a l i z e r
/ / twobi tmode : Sign mode ( 1 f o r two−b i t s , 0 f o r one−b i t )
p a r a m e t e r i n p u t b i t s = 1 7 ;
p a r a m e t e r i n t e r n a l b i t s = 1 8 ;
p a r a m e t e r f i r s t b a s e b i t s = 6 ;
p a r a m e t e r s e c o n d b a s e b i t s = 5 ;
p a r a m e t e r s e c o n d b a s e r e s e r v e d b i t s = 3 ;
p a r a m e t e r n o r m a l i z e r b i t s = 5 ;
p a r a m e t e r twobi tmode = 0 ;
/ / Dummy p a r a m e t e r , s h o u l d be f o r t h e number of d i g i t s
p a r a m e t e r dummy = 2 ;
/ / Th i s i s a two d i g i t 2DLNS c o n v e r t e r
p a r a m e t e r d i g i t s = 2 ;
/ / I n t e r n a l c o m p a r i t o r accuracy , t h i s s h o u l d be a d j u s t e d a f t e r
s i m u l a t i o n
p a r a m e t e r s h i f t d i f f e r e n c e = 2 0 ;
/ / Def ine p o r t s
/ / Data i s p r o c e s s e d on r i s i n g edge
i n p u t CK;
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/ / R e s e t i s a c t i v e h igh
i n p u t r e s e t ;
/ / I n p u t word in 2 ’ s complement
i n p u t [ i n p u t b i t s − 1 : 0 ] i ;
/ / S e t to 1 to run c o n v e r s t i o n on i n p u t
i n p u t a c t i v a t e ;
/ / I s s e t to 1 when o u t p u t d a t a i s r e a d y
o u t p u t r e a d y ;
r e g r e a d y ;
/ / Ou tpu t S i g n s ( c o n c a t e n a t e d )
o u t p u t [ ( twobi tmode + 1 ) ∗ d i g i t s − 1 : 0 ] o u t p u t s i g n ;
r e g [ ( twobi tmode + 1 ) ∗ d i g i t s − 1 : 0 ] o u t p u t s i g n ;
/ / Ou tpu t B ina ry exponen t ( c o n c a t e n a t e d )
o u t p u t [ ( f i r s t b a s e b i t s ∗ d i g i t s ) − 1 : 0 ] o u t p u t f i r s t ;
r e g [ ( f i r s t b a s e b i t s ∗ d i g i t s ) − 1 : 0 ] o u t p u t f i r s t ;
/ / Ou tpu t Othe rBase exponen t ( c o n c a t e n a t e d )
o u t p u t [ ( s e c o n d b a s e b i t s ∗ d i g i t s ) − 1 : 0 ] o u t p u t s e c o n d ;
r e g [ ( s e c o n d b a s e b i t s ∗ d i g i t s ) − 1 : 0 ] o u t p u t s e c o n d ;
r e g [ i n p u t b i t s − 1 : 0 ] sep man in ;
wi re [ i n t e r n a l b i t s − 1 : 0 ] sep manou t ;
wi re [ twobi tmode : 0 ] s e p s i g n o u t ;
s e p a r a t e s i g n n o c l k
#(
i n p u t b i t s ,







s e p s i g n o u t
) ;
r e g [ i n t e r n a l b i t s − 1 : 0 ] norm manin ;
r e g [ twobi tmode : 0 ] n o r m s i g n i n ;
wi re [ i n t e r n a l b i t s − 1 − twobi tmode : 0 ] norm manout ;
wi re [ twobi tmode : 0 ] n o r m s i g n o u t ;
wi re [ n o r m a l i z e r b i t s − 1 : 0 ] n o r m s h i f t ;
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n o r m a l i z e r n o c l k
#(
i n t e r n a l b i t s ,






n o r m s i g n i n ,
norm manout ,
n o r m s i g n o u t ,
n o r m s h i f t
) ;
r e g [ i n t e r n a l b i t s − 1 − twobi tmode : 0 ] r a l u t m a n i n ;
wi re [ i n t e r n a l b i t s − 1 − twobi tmode : 0 ] r a l u t m a n l o w ;
wi re [ i n t e r n a l b i t s : 0 ] r a l u t m a n h i g h ;
wi re [ f i r s t b a s e b i t s − 1 : 0 ] r a l u t f i r s t l o w , r a l u t f i r s t h i g h ;
wi re [ s e c o n d b a s e b i t s − 1 : 0 ] r a l u t s e c o n d l o w , r a l u t s e c o n d h i g h ;
r a l u t 6 4 7 3 1 9 2 3 7 9 2 1 8 4 n o c l k
#(
i n t e r n a l b i t s − twobitmode ,
f i r s t b a s e b i t s ,
s e c o n d b a s e b i t s ,
i n t e r n a l b i t s + 1 ,
f i r s t b a s e b i t s ,
s e c o n d b a s e b i t s ,
i n t e r n a l b i t s − twobi tmode
)
r a l u t
(
r a l u t m a n l o w ,
r a l u t f i r s t l o w ,
r a l u t s e c o n d l o w ,
r a l u t m a n h i g h ,
r a l u t f i r s t h i g h ,
r a l u t s e c o n d h i g h ,
r a l u t m a n i n
) ;
r e g [ twobi tmode : 0 ] f i n a l s i g n [ 0 : d i g i t s − 1 ] ;
r e g [ f i r s t b a s e b i t s − 1 : 0 ] f i n a l f i r s t [ 0 : d i g i t s − 1 ] ;
r e g [ s e c o n d b a s e b i t s − 1 : 0 ] f i n a l s e c o n d [ 0 : d i g i t s − 1 ] ;
r e g [ twobi tmode : 0 ] o t h e r s i g n ;
r e g [ f i r s t b a s e b i t s − 1 : 0 ] o t h e r f i r s t [ 0 : d i g i t s − 1 ] ;
r e g [ s e c o n d b a s e b i t s − 1 : 0 ] o t h e r s e c o n d [ 0 : d i g i t s − 1 ] ;
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r e g [ i n t e r n a l b i t s : 0 ] e r r o r l o w , e r r o r h i g h , o t h e r e r r o r ;
r e g [ n o r m a l i z e r b i t s : 0 ] o t h e r s h i f t d i f f e r e n c e , b e s t s h i f t d i f f e r e n c e ;
r e g [ n o r m a l i z e r b i t s − 1 : 0 ] o t h e r l a s t s h i f t , b e s t l a s t s h i f t ;
r e g [ i n t e r n a l b i t s − 1 + s h i f t d i f f e r e n c e : 0 ] o t h e r e r r o r c o m p a r e ,
b e s t e r r o r c o m p a r e ;
r e g [ i n t e r n a l b i t s − 1 : 0 ] b e s t e r r o r ;
r e g [ n o r m a l i z e r b i t s : 0 ] b e s t s h i f t , o t h e r s h i f t ;
/ / S t a t e machine r e g i s t e r
r e g [ 3 : 0 ] s t a t e ;
‘ i f d e f DC
‘ e l s e
/ / For s i m u l a t i o n o p t i m i z e t h e b a r r e l s h i f t e r
i n t e g e r m a x s h i f t d i f f e r e n c e ;
/ / I n i t i a l i z a t i o n r o u t i n e
i n i t i a l
begin
/ / R e s e t t h e s h i f t d i f f e r e n c e maximum
m a x s h i f t d i f f e r e n c e = 0 ;
/ / S top i f more t h a n 2 d i g i t s were p a s s e d
i f ( dummy ! = d i g i t s ) $ s t o p ;
end
‘ e n d i f
/ / R e s e t i n t e g e r
i n t e g e r j ;
/ / Give Synopsys some h i n t s on t h e s y n t h e s i s
/ / synopsys s t a t e v e c t o r s t a t e
/ / synopsys s y n c s e t r e s e t ” r e s e t ”
a lways @( posedge CK )
begin : main
/ / Synchronous R e s e t a c t i v e h igh
i f ( r e s e t )
begin
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/ / R e s e t s t a t e machine
s t a t e <= 0;
/ / S e t o u t p u t to i n v a l i d
r e a d y <= 0;
/ / S e t a l l MDLNS o u t p u t to z e r o s
f o r ( j = 0 ; j < 2 ; j = j + 1 )
begin
f i n a l s i g n [ j ] < = 0 ;
f i n a l f i r s t [ j ] < = 0 ;
f i n a l s e c o n d [ j ] < = 0 ;
end
end
e l s e
begin
/ / Process each s t a t e
case ( s t a t e )
0 :
begin
/ / Conver s ion s t a r t s i f a c t i v a t e l i n e i s h igh
i f ( a c t i v a t e )
begin
/ / Load i n p u t d a t a i n t o s i g n s e p a r a t o r
sep man in <= i ;
/ / I n v a l i d a t e o u t p u t
r e a d y <= 0;
$ d i s p l a y ( ” Conver s ion s t a r t s f o r %d” , i ) ;
/ / S e t a l l MDLNS o u t p u t to z e r o s i n c a s e c o n v e r s i o n f i n i s h e s
e a r l y
f o r ( j = 0 ; j < 2 ; j = j + 1 )
begin
f i n a l s i g n [ j ] < = 0 ;
f i n a l f i r s t [ j ] < = 0 ;
f i n a l s e c o n d [ j ] < = 0 ;
end
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/ / Move to next s t a t e
s t a t e <= s t a t e + 1 ;
end
e l s e
begin
/ / No c o n v e r s i o n s i g n a l , c o n t i n u e l o o p i n g




/ / Get s i g n and d a t a from s i g n s e p a r a t o r , p u t i t in to t h e
n o r m a l i z e r
n o r m s i g n i n <= s e p s i g n o u t ;
norm manin <= sep manou t ;
/ / Move to next s t a t e




i f ( twobi tmode && n o r m s i g n o u t = = 0 )
begin
/ / i n p u t i s zero , end c o n v e r s i o n
r e a d y <= 1;
s t a t e <= 0;
end
e l s e
begin
/ / Get s h i f t and s i g n from n o r m a l i z e r
f i n a l s i g n [ 0 ] < = n o r m s i g n o u t ;
o t h e r s h i f t <= n o r m s h i f t ;
/ / Load RALUT wi th t h e m a n t i s s a
r a l u t m a n i n <= norm manout ;
/ / Move to next s t a t e
s t a t e <= s t a t e + 1 ;
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/ / De te rmine t h e e r r o r be tween t h e two RALUT o u t p u t s and t h e
i n p u t
i f ( twobi tmode )
begin
e r r o r l o w = { 2 ’ b01 , r a l u t m a n i n } − { 2 ’ b01 , r a l u t m a n l o w } ;
o t h e r e r r o r <= r a l u t m a n h i g h − { 2 ’ b01 , r a l u t m a n i n } ;
end
e l s e
begin
e r r o r l o w = { 1 ’ b0 , r a l u t m a n i n } − { 1 ’ b0 , r a l u t m a n l o w } ;
o t h e r e r r o r <= r a l u t m a n h i g h − { 1 ’ b0 , r a l u t m a n i n } ;
end
/ / Load n o r m a l i z e r wi th low e r r o r and s i g n of i n p u t ( to
d e t e r m i n e i f i t i s z e r o )
norm manin <= e r r o r l o w [ i n t e r n a l b i t s − 1 : 0 ] ;
n o r m s i g n i n <= f i n a l s i g n [ 0 ] ;
/ / Save t h e low a p p r o x i m a t i o n as t h e c u r r e n t r e s u l t
f i n a l f i r s t [ 0 ] < = r a l u t f i r s t l o w − o t h e r s h i f t ;
f i n a l s e c o n d [ 0 ] < = r a l u t s e c o n d l o w ;
/ / Remember t h e h igh a p p r o x i m a t i o n f o r l a t e r
o t h e r f i r s t [ 0 ] < = r a l u t f i r s t h i g h − o t h e r s h i f t ;
o t h e r s e c o n d [ 0 ] < = r a l u t s e c o n d h i g h ;
/ / Move to next s t a t e




/ / F ind t h e second d i g i t f o r t h e low a p p r o x i m a t i o n
i f ( twobi tmode && n o r m s i g n o u t = = 0 )
begin
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/ / E r r o r i s zero , end c o n v e r s i o n
r e a d y <= 1;
s t a t e <= 0;
end
e l s e
begin
/ / S e t o u t p u t s i g n
f i n a l s i g n [ 1 ] < = n o r m s i g n o u t ;
/ / Save a c c u m u l a t e d s h i f t
b e s t s h i f t <= o t h e r s h i f t + n o r m s h i f t ;
/ / Load RALUT
r a l u t m a n i n <= norm manout ;
/ / Move to next s t a t e





/ / De te rmine t h e e r r o r be tween t h e two RALUT o u t p u t s and t h e
/ / i n p u t We do t h i s s i n c e we on ly have one RALUT , we have to
/ / f i n d i f t h e low or t h e h igh a p p r o x i m a t i o n i s b e s t
i f ( twobi tmode )
begin
e r r o r l o w = { 2 ’ b01 , r a l u t m a n i n } − { 2 ’ b01 , r a l u t m a n l o w } ;
e r r o r h i g h = r a l u t m a n h i g h − { 2 ’ b01 , r a l u t m a n i n } ;
end
e l s e
begin
e r r o r l o w = { 1 ’ b0 , r a l u t m a n i n } − { 1 ’ b0 , r a l u t m a n l o w } ;
e r r o r h i g h = r a l u t m a n h i g h − { 1 ’ b0 , r a l u t m a n i n } ;
end
/ / S e t t h e c u r r e n t r e s u l t a s t h e b e s t a p p r o x i m a t i o n
i f ( e r r o r l o w < e r r o r h i g h )
begin
f i n a l f i r s t [ 1 ] < = r a l u t f i r s t l o w − b e s t s h i f t ;
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f i n a l s e c o n d [ 1 ] < = r a l u t s e c o n d l o w ;
b e s t e r r o r <= e r r o r l o w ;
end
e l s e
begin
f i n a l f i r s t [ 1 ] < = r a l u t f i r s t h i g h − b e s t s h i f t ;
f i n a l s e c o n d [ 1 ] < = r a l u t s e c o n d h i g h ;
b e s t e r r o r <= e r r o r h i g h ;
end
/ / Load n o r m a l i z e r wi th h igh e r r o r from b e f o r e and s i g n of −1
norm manin <= o t h e r e r r o r [ i n t e r n a l b i t s − 1 : 0 ] ;
i f ( twobi tmode )
begin
i f ( f i n a l s i g n [ 0 ] = = 1 )
begin
n o r m s i g n i n <= 2 ’ b11 ;
end
e l s e
begin
n o r m s i g n i n <= 2 ’ b01 ;
end
end
e l s e
begin
n o r m s i g n i n <= ˜ f i n a l s i g n [ 0 ] ;
end
/ / Move to next s t a t e




/ / Save a c c u m u l a t e d s h i f t and s i g n
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o t h e r s h i f t <= o t h e r s h i f t + n o r m s h i f t ;
o t h e r s i g n <= n o r m s i g n o u t ;
/ / Load RALUT
r a l u t m a n i n <= norm manout ;
/ / Move to next s t a t e




/ / De te rmine t h e e r r o r be tween t h e two RALUT o u t p u t s and t h e
i n p u t
i f ( twobi tmode )
begin
e r r o r l o w = { 2 ’ b01 , r a l u t m a n i n } − { 2 ’ b01 , r a l u t m a n l o w } ;
e r r o r h i g h = r a l u t m a n h i g h − { 2 ’ b01 , r a l u t m a n i n } ;
end
e l s e
begin
e r r o r l o w = { 1 ’ b0 , r a l u t m a n i n } − { 1 ’ b0 , r a l u t m a n l o w } ;
e r r o r h i g h = r a l u t m a n h i g h − { 1 ’ b0 , r a l u t m a n i n } ;
end
/ / S t o r e t h i s r e s u l t t e m p o r a r i l y
i f ( e r r o r l o w < e r r o r h i g h )
begin
o t h e r f i r s t [ 1 ] < = r a l u t f i r s t l o w − o t h e r s h i f t ;
o t h e r s e c o n d [ 1 ] < = r a l u t s e c o n d l o w ;
o t h e r e r r o r <= e r r o r l o w ;
end
e l s e
begin
o t h e r f i r s t [ 1 ] < = r a l u t f i r s t h i g h − o t h e r s h i f t ;
o t h e r s e c o n d [ 1 ] < = r a l u t s e c o n d h i g h ;
o t h e r e r r o r <= e r r o r h i g h ;
end
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/ / Move to next s t a t e




/ / F ind t h e d i f f e r e n c e in s h i f t s be tween t h e two a p p r o x i m a t i o n s
o t h e r s h i f t d i f f e r e n c e = o t h e r s h i f t − b e s t s h i f t ;
b e s t s h i f t d i f f e r e n c e = b e s t s h i f t − o t h e r s h i f t ;
i f ( o t h e r s h i f t d i f f e r e n c e [ n o r m a l i z e r b i t s ] = = 1 ’ b0 )
begin
/ / h igh a p p r o x i m a t i o n must be s h i f t e d r i g h t
o t h e r l a s t s h i f t <= o t h e r s h i f t d i f f e r e n c e ;
b e s t l a s t s h i f t <= 0;
end
e l s e
begin
/ / low a p p r o x i m a t i o n must be s h i f t e d r i g h t
o t h e r l a s t s h i f t <= 0;
b e s t l a s t s h i f t <= b e s t s h i f t d i f f e r e n c e ;
end
/ / Move to next s t a t e




‘ i f d e f DC
/ / For s y n t h s i s do not do t h i s
‘ e l s e
/ / F ind t h e maximum s h i f t to minimize t h e ha rdware
i f ( b e s t s h i f t ! = 0 )
begin
i f ( o t h e r l a s t s h i f t > m a x s h i f t d i f f e r e n c e )
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begin
m a x s h i f t d i f f e r e n c e = o t h e r l a s t s h i f t ;
$ d i s p l a y ( ” ! m a x s h i f t d i f f e r e n c e=%d” , m a x s h i f t d i f f e r e n c e ) ;
end
i f ( b e s t l a s t s h i f t > m a x s h i f t d i f f e r e n c e )
begin
m a x s h i f t d i f f e r e n c e = b e s t l a s t s h i f t ;
$ d i s p l a y ( ” ! m a x s h i f t d i f f e r e n c e=%d” , m a x s h i f t d i f f e r e n c e ) ;
end
end
‘ e n d i f
/ / S h i f t bo th e r r o r s a c c o r d i n g l y
o t h e r e r r o r c o m p a r e = ( o t h e r e r r o r << s h i f t d i f f e r e n c e ) >>
o t h e r l a s t s h i f t ;
b e s t e r r o r c o m p a r e = ( b e s t e r r o r << s h i f t d i f f e r e n c e ) >>
b e s t l a s t s h i f t ;
/ / Compare
i f ( o t h e r e r r o r c o m p a r e < b e s t e r r o r c o m p a r e )
begin
/ / H ighe r a p p r o x i m a t i o n i s b e t t e r , move i n t o o u t p u t r e s u l t s
f i n a l f i r s t [ 0 ] < = o t h e r f i r s t [ 0 ] ;
f i n a l s e c o n d [ 0 ] < = o t h e r s e c o n d [ 0 ] ;
f i n a l s i g n [ 1 ] < = o t h e r s i g n ;
f i n a l f i r s t [ 1 ] < = o t h e r f i r s t [ 1 ] ;
f i n a l s e c o n d [ 1 ] < = o t h e r s e c o n d [ 1 ] ;
end
/ / Conver s ion comple t e
r e a d y <= 1;
s t a t e <= 0;
end
/ / A l l o t h e r c a s e s , r e s e t t h e s t a t e machine
d e f a u l t :
begin
s t a t e <= 0;
r e a d y <= 0;
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end
e n d c a s e
end
end / / a lways
‘ i f d e f DC
/ / For s y n t h e s i s
a lways
‘ e l s e
/ / For s i m u l a t i o n
a lways @( posedge r e a d y )
‘ e n d i f
begin
/ / C o n c a t i n a t e o u t p u t s f o r u n i v e r s a l a c c e s s
o u t p u t s i g n = { f i n a l s i g n [ 1 ] , f i n a l s i g n [ 0 ] } ;
o u t p u t f i r s t = { f i n a l f i r s t [ 1 ] , f i n a l f i r s t [ 0 ] } ;
o u t p u t s e c o n d = { f i n a l s e c o n d [ 1 ] , f i n a l s e c o n d [ 0 ] } ;
end
endmodule
/ / Module f o r s e p a r a t i n g an i n t e g e r i n t o a number and a s i g n
/ / Th i s module doesn ’ t generate a z e r o s ign , s imply a 1 or −1
module s e p a r a t e s i g n n o c l k ( i , o , os ) ;
/ / D e f a u l t p a r a m e t e r s
/ / I n p u t word s i z e in b i t s
p a r a m e t e r i n p u t b i t s = 1 6 ;
/ / Ou tpu t word s i z e in b i t s ( must be e q u a l to or g r e a t e r t h a n i n p u t b i t s )
p a r a m e t e r o u t p u t b i t s = 1 5 ;
/ / t w o b i t s i g n i n d i c a t o r
p a r a m e t e r twobi tmode = 1 ;
/ / Def ine p o r t s
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/ / I n p u t of module in 2 ’ s complements form
i n p u t [ i n p u t b i t s − 1 : 0 ] i ;
/ / Ou tpu t number of module in b i n a r y form
o u t p u t [ o u t p u t b i t s − 1 : 0 ] o ;
r e g [ o u t p u t b i t s − 1 : 0 ] o ;
/ / Ou tpu t s i g n of module
o u t p u t [ twobi tmode : 0 ] os ;
r e g [ twobi tmode : 0 ] os ;
‘ i f d e f DC
‘ e l s e
i n i t i a l
begin
/ / S top s i m u l a t i o n i f o u t p u t i s s m a l l e r t h a n i n p u t
i f ( o u t p u t b i t s < i n p u t b i t s ) $ s t o p ;
end
‘ e n d i f
/ / Two i n t e r m e d i a t e r e g i s t e r s to expand word l e n g t h
r e g [ 6 3 : 0 ] t1 , t 2 ;
a lways @( i )
begin
/ / Generate n e g a t i v e v a l u e of i n p u t , b u t e x t e n d t h e s i g n t o o
t 1 = 0 − { { ( 6 3 − i n p u t b i t s ) { i [ i n p u t b i t s − 1 ] } } , i [ i n p u t b i t s
− 2 : 0 ] } ;
/ / Copy i n p u t
t 2 = i ;
/ / Check t h e h igh b i t of t h e i n p u t , i f i t i s one , then i n p u t
/ / i s n e g a t i v e
i f ( i [ i n p u t b i t s − 1 ] = = 1 ’ b1 )
begin
/ / S e t o u t p u t to n e g a t e d i n p u t
o = t 1 [ o u t p u t b i t s − 1 : 0 ] ;
/ / S e t s i g n to −1 , 1 f o r one b i t s i g n mode
i f ( twobi tmode )
begin
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os = 2 ’ b11 ;
end
e l s e
begin
os = 1 ’ b1 ;
end
end
e l s e
begin
/ / S e t o u t p u t to e x t e n d e d i n p u t
o = t 2 [ o u t p u t b i t s − 1 : 0 ] ;
/ / S e t s i g n to 1 , 0 f o r one b i t s i g n mode
i f ( twobi tmode )
begin
os = 2 ’ b01 ;
end
e l s e
begin





/ / Module f o r n o r m a l i z i n g and i n t e g e r and p o s s i b l y s e t t i n g t h e s i g n to
z e r o
module n o r m a l i z e r n o c l k ( i , i s , o , os , s ) ;
/ / D e f a u l t p a r a m e t e r s
/ / i n p u t b i t s i s t h e i n p u t number of b i t s , t h e o u t p u t w i l l be i n p u t b i t s
−1 b i t s s i n c e
/ / t h e f i r s t ”1” w i l l be o m i t t e d
p a r a m e t e r i n p u t b i t s = 1 6 ;
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/ / s h i f t b i t s i s t h e number of b i t s to d e s c r i b e t h e s h i f t of t h e
n o r m a l i z a t i o n
p a r a m e t e r s h i f t b i t s = 4 ;
/ / two b i t mode
p a r a m e t e r twobi tmode = 1 ;
/ / Def ine p o r t s
/ / i n p u t
i n p u t [ i n p u t b i t s − 1 : 0 ] i ;
/ / i n p u t s i g n
i n p u t [ twobi tmode : 0 ] i s ;
/ / o u t p u t of n o r m a l i z a t i o n ,
o u t p u t [ i n p u t b i t s − 1 − twobi tmode : 0 ] o ;
r e g [ i n p u t b i t s − 1 − twobi tmode : 0 ] o ;
/ / o u t p u t s ign , w i l l be z e r o i s i n p u t s i g n i s a l s o
o u t p u t [ twobi tmode : 0 ] os ;
r e g [ twobi tmode : 0 ] os ;
/ / o u t p u t s h i f t
o u t p u t [ s h i f t b i t s − 1 : 0 ] s ;
r e g [ s h i f t b i t s − 1 : 0 ] s ;
/ / t e m p o r a r y v a r i a b l e s
r e g [ i n p u t b i t s − 1 : 0 ] t ;
r e g z ;
/ / i n t e r n a l c o u n t e r
i n t e g e r c ;
a lways @( i or i s )
begin
/ / t h e r e a r e o t h e r ways to do t h i s procedure , b u t t h r o u g h s y n t h e s i s
/ / t h i s t u r n s out to be t h e s m a l l e s t
/ / s e t s h i f t to z e r o
s = 0 ;
/ / s e t loop c o n t r o l
z = 0 ;
/ / loop t h r o u g h a l l b i t s from l e f t to r i g h t
f o r ( c = i n p u t b i t s − 1 ; c > = 0 ; c = c − 1 )
begin
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/ / i f t h e b i t i s z e r o and no ones have been e n c o u n t e r e d ,
/ / keep u p d a t i n g t h i s s h i f t
i f ( i [ c ] = = 1 ’ b0 && z = = 1 ’ b0 )
begin
/ / record t h e s i z e
s = i n p u t b i t s − c ;
/ / s e t t h e loop to keep go ing
z = 0 ;
end
e l s e
begin
/ / don ’ t i n f e r any l a t c h e s
s = s ;
/ / a one has been s p o t t e d , no more u p d a t e s
z = 1 ;
end
end
/ / check f o r t w o b i t mode
i f ( twobi tmode )
begin
/ / check t h e loop c o n t r o l b i t
i f ( z = = 0 )
begin
/ / i f zero , s e t t h e o u t p u t s i g n to z e r o
os = 0 ;
s = 0 ;
end
e l s e
begin
/ / i f not , p a s s t h e i n p u t s i g n t h r o u g h
os = i s ;
end
end
e l s e
begin
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/ / p a s s t h e i n p u t s i g n t h r o u g h
os = i s ;
/ / check t h e loop c o n t r o l b i t
i f ( z = = 0 )
begin
s = 0 ;
end
end
/ / s h i f t t e m p o r a r y r e g i s t e r
t = i << s ;
/ / s e t o u t p u t from t e m p o r a r y r e g i s t e r ( we can not do t h i s in one s t e p )
o = t [ i n p u t b i t s − 1 − twobi tmode : 0 ] ;
end
endmodule








/ / D e f a u l t p a r a m e t e r s
p a r a m e t e r o 1 b i t s = 1 8 ;
p a r a m e t e r o 2 b i t s = 6 ;
p a r a m e t e r o 3 b i t s = 5 ;
p a r a m e t e r o 4 b i t s = 1 9 ;
p a r a m e t e r o 5 b i t s = 6 ;
p a r a m e t e r o 6 b i t s = 5 ;
p a r a m e t e r i b i t s = 1 8 ;
p a r a m e t e r r a s i z e = 2 6 ;
/ / Def ine p o r t s
/ / d a t a to match
i n p u t [ i b i t s − 1 : 0 ] i ;
/ / d a t a s to o u t p u t
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o u t p u t [ o 1 b i t s − 1 : 0 ] o1 ;
o u t p u t [ o 2 b i t s − 1 : 0 ] o2 ;
o u t p u t [ o 3 b i t s − 1 : 0 ] o3 ;
o u t p u t [ o 4 b i t s − 1 : 0 ] o4 ;
o u t p u t [ o 5 b i t s − 1 : 0 ] o5 ;
o u t p u t [ o 6 b i t s − 1 : 0 ] o6 ;
r e g [ o 1 b i t s − 1 : 0 ] o1 ;
r e g [ o 2 b i t s − 1 : 0 ] o2 ;
r e g [ o 3 b i t s − 1 : 0 ] o3 ;
r e g [ o 4 b i t s − 1 : 0 ] o4 ;
r e g [ o 5 b i t s − 1 : 0 ] o5 ;
r e g [ o 6 b i t s − 1 : 0 ] o6 ;
r e g [ o 1 b i t s − 1 : 0 ] t 1 ;
r e g [ o 2 b i t s − 1 : 0 ] t 2 ;
r e g [ o 3 b i t s − 1 : 0 ] t 3 ;
r e g [ o 4 b i t s − 1 : 0 ] t 4 ;
r e g [ o 5 b i t s − 1 : 0 ] t 5 ;
r e g [ o 6 b i t s − 1 : 0 ] t 6 ;
r e g [ i b i t s − 1 : 0 ] romAddr [ r a s i z e − 1 : 0 ] ;
r e g [ o 1 b i t s − 1 : 0 ] romOut1 [ r a s i z e − 1 : 0 ] ;
r e g [ o 2 b i t s − 1 : 0 ] romOut2 [ r a s i z e − 1 : 0 ] ;
r e g [ o 3 b i t s − 1 : 0 ] romOut3 [ r a s i z e − 1 : 0 ] ;
r e g [ o 4 b i t s − 1 : 0 ] romOut4 [ r a s i z e − 1 : 0 ] ;
r e g [ o 5 b i t s − 1 : 0 ] romOut5 [ r a s i z e − 1 : 0 ] ;
r e g [ o 6 b i t s − 1 : 0 ] romOut6 [ r a s i z e − 1 : 0 ] ;
i n t e g e r p ;
‘ i f d e f DC
‘ e l s e
i n i t i a l
begin
/ / i n c l u d e d a t a i n f o r m a t i o n h e r e
romAddr [0 ]=18 ’ b000000000000000000 ;
romAddr [1 ]=18 ’ b100000000000000000 ;
romAddr [2 ]=18 ’ b100000111000111111 ;
romAddr [3 ]=18 ’ b100001110101001111 ;
romAddr [4 ]=18 ’ b100010110001011111 ;
romAddr [5 ]=18 ’ b100011101111011011 ;
romAddr [6 ]=18 ’ b100100110000111001 ;
romAddr [7 ]=18 ’ b100101110010010111 ;
romAddr [8 ]=18 ’ b100110110111100110 ;
romAddr [9 ]=18 ’ b100111111100110100 ;
romAddr [10]=18 ’ b101001000011111101 ;
romAddr [11]=18 ’ b101010001111001100 ;
111
A. HARDWARE DESCRIPTION CODES
romAddr [12]=18 ’ b101011011010011010 ;
romAddr [13]=18 ’ b101100100111101110 ;
romAddr [14]=18 ’ b101101111001011101 ;
romAddr [15]=18 ’ b101111001011001101 ;
romAddr [16]=18 ’ b110000011111001110 ;
romAddr [17]=18 ’ b110001111000000011 ;
romAddr [18]=18 ’ b110011010000111000 ;
romAddr [19]=18 ’ b110100101100001011 ;
romAddr [20]=18 ’ b110110001100101100 ;
romAddr [21]=18 ’ b110111101101001110 ;
romAddr [22]=18 ’ b111001010011010001 ;
romAddr [23]=18 ’ b111010111001010100 ;
romAddr [24]=18 ’ b111100100010001101 ;
romAddr [25]=18 ’ b111110010001000110 ;
romOut1 [0 ]=18 ’ b000000000000000000 ;
romOut2 [ 0 ] = 6 ’ b010001 ;
romOut3 [ 0 ] = 5 ’ b10000 ;
romOut4 [0 ]=19 ’ b0000000000000000000 ;
romOut5 [ 0 ] = 6 ’ b010001 ;
romOut6 [ 0 ] = 5 ’ b10000 ;
romOut1 [1 ]=18 ’ b100000000000000000 ;
romOut2 [ 1 ] = 6 ’ b010001 ;
romOut3 [ 1 ] = 5 ’ b00000 ;
romOut4 [1 ]=19 ’ b0100000111000111111 ;
romOut5 [ 1 ] = 6 ’ b010101 ;
romOut6 [ 1 ] = 5 ’ b01001 ;
romOut1 [2 ]=18 ’ b100000111000111111 ;
romOut2 [ 2 ] = 6 ’ b010101 ;
romOut3 [ 2 ] = 5 ’ b01001 ;
romOut4 [2 ]=19 ’ b0100001110101001111 ;
romOut5 [ 2 ] = 6 ’ b001110 ;
romOut6 [ 2 ] = 5 ’ b11001 ;
romOut1 [3 ]=18 ’ b100001110101001111 ;
romOut2 [ 3 ] = 6 ’ b001110 ;
romOut3 [ 3 ] = 5 ’ b11001 ;
romOut4 [3 ]=19 ’ b0100010110001011111 ;
romOut5 [ 3 ] = 6 ’ b010010 ;
romOut6 [ 3 ] = 5 ’ b00010 ;
romOut1 [4 ]=18 ’ b100010110001011111 ;
romOut2 [ 4 ] = 6 ’ b010010 ;
romOut3 [ 4 ] = 5 ’ b00010 ;
romOut4 [4 ]=19 ’ b0100011101111011011 ;
romOut5 [ 4 ] = 6 ’ b010110 ;
romOut6 [ 4 ] = 5 ’ b01011 ;
romOut1 [5 ]=18 ’ b100011101111011011 ;
romOut2 [ 5 ] = 6 ’ b010110 ;
romOut3 [ 5 ] = 5 ’ b01011 ;
romOut4 [5 ]=19 ’ b0100100110000111001 ;
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romOut5 [ 5 ] = 6 ’ b001111 ;
romOut6 [ 5 ] = 5 ’ b11011 ;
romOut1 [6 ]=18 ’ b100100110000111001 ;
romOut2 [ 6 ] = 6 ’ b001111 ;
romOut3 [ 6 ] = 5 ’ b11011 ;
romOut4 [6 ]=19 ’ b0100101110010010111 ;
romOut5 [ 6 ] = 6 ’ b010011 ;
romOut6 [ 6 ] = 5 ’ b00100 ;
romOut1 [7 ]=18 ’ b100101110010010111 ;
romOut2 [ 7 ] = 6 ’ b010011 ;
romOut3 [ 7 ] = 5 ’ b00100 ;
romOut4 [7 ]=19 ’ b0100110110111100110 ;
romOut5 [ 7 ] = 6 ’ b001100 ;
romOut6 [ 7 ] = 5 ’ b10100 ;
romOut1 [8 ]=18 ’ b100110110111100110 ;
romOut2 [ 8 ] = 6 ’ b001100 ;
romOut3 [ 8 ] = 5 ’ b10100 ;
romOut4 [8 ]=19 ’ b0100111111100110100 ;
romOut5 [ 8 ] = 6 ’ b010000 ;
romOut6 [ 8 ] = 5 ’ b11101 ;
romOut1 [9 ]=18 ’ b100111111100110100 ;
romOut2 [ 9 ] = 6 ’ b010000 ;
romOut3 [ 9 ] = 5 ’ b11101 ;
romOut4 [9 ]=19 ’ b0101001000011111101 ;
romOut5 [ 9 ] = 6 ’ b010100 ;
romOut6 [ 9 ] = 5 ’ b00110 ;
romOut1 [10]=18 ’ b101001000011111101 ;
romOut2 [10]=6 ’ b010100 ;
romOut3 [10]=5 ’ b00110 ;
romOut4 [10]=19 ’ b0101010001111001100 ;
romOut5 [10]=6 ’ b001101 ;
romOut6 [10]=5 ’ b10110 ;
romOut1 [11]=18 ’ b101010001111001100 ;
romOut2 [11]=6 ’ b001101 ;
romOut3 [11]=5 ’ b10110 ;
romOut4 [11]=19 ’ b0101011011010011010 ;
romOut5 [11]=6 ’ b010001 ;
romOut6 [11]=5 ’ b11111 ;
romOut1 [12]=18 ’ b101011011010011010 ;
romOut2 [12]=6 ’ b010001 ;
romOut3 [12]=5 ’ b11111 ;
romOut4 [12]=19 ’ b0101100100111101110 ;
romOut5 [12]=6 ’ b010101 ;
romOut6 [12]=5 ’ b01000 ;
romOut1 [13]=18 ’ b101100100111101110 ;
romOut2 [13]=6 ’ b010101 ;
romOut3 [13]=5 ’ b01000 ;
romOut4 [13]=19 ’ b0101101111001011101 ;
romOut5 [13]=6 ’ b001110 ;
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romOut6 [13]=5 ’ b11000 ;
romOut1 [14]=18 ’ b101101111001011101 ;
romOut2 [14]=6 ’ b001110 ;
romOut3 [14]=5 ’ b11000 ;
romOut4 [14]=19 ’ b0101111001011001101 ;
romOut5 [14]=6 ’ b010010 ;
romOut6 [14]=5 ’ b00001 ;
romOut1 [15]=18 ’ b101111001011001101 ;
romOut2 [15]=6 ’ b010010 ;
romOut3 [15]=5 ’ b00001 ;
romOut4 [15]=19 ’ b0110000011111001110 ;
romOut5 [15]=6 ’ b010110 ;
romOut6 [15]=5 ’ b01010 ;
romOut1 [16]=18 ’ b110000011111001110 ;
romOut2 [16]=6 ’ b010110 ;
romOut3 [16]=5 ’ b01010 ;
romOut4 [16]=19 ’ b0110001111000000011 ;
romOut5 [16]=6 ’ b001111 ;
romOut6 [16]=5 ’ b11010 ;
romOut1 [17]=18 ’ b110001111000000011 ;
romOut2 [17]=6 ’ b001111 ;
romOut3 [17]=5 ’ b11010 ;
romOut4 [17]=19 ’ b0110011010000111000 ;
romOut5 [17]=6 ’ b010011 ;
romOut6 [17]=5 ’ b00011 ;
romOut1 [18]=18 ’ b110011010000111000 ;
romOut2 [18]=6 ’ b010011 ;
romOut3 [18]=5 ’ b00011 ;
romOut4 [18]=19 ’ b0110100101100001011 ;
romOut5 [18]=6 ’ b010111 ;
romOut6 [18]=5 ’ b01100 ;
romOut1 [19]=18 ’ b110100101100001011 ;
romOut2 [19]=6 ’ b010111 ;
romOut3 [19]=5 ’ b01100 ;
romOut4 [19]=19 ’ b0110110001100101100 ;
romOut5 [19]=6 ’ b010000 ;
romOut6 [19]=5 ’ b11100 ;
romOut1 [20]=18 ’ b110110001100101100 ;
romOut2 [20]=6 ’ b010000 ;
romOut3 [20]=5 ’ b11100 ;
romOut4 [20]=19 ’ b0110111101101001110 ;
romOut5 [20]=6 ’ b010100 ;
romOut6 [20]=5 ’ b00101 ;
romOut1 [21]=18 ’ b110111101101001110 ;
romOut2 [21]=6 ’ b010100 ;
romOut3 [21]=5 ’ b00101 ;
romOut4 [21]=19 ’ b0111001010011010001 ;
romOut5 [21]=6 ’ b001101 ;
romOut6 [21]=5 ’ b10101 ;
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romOut1 [22]=18 ’ b111001010011010001 ;
romOut2 [22]=6 ’ b001101 ;
romOut3 [22]=5 ’ b10101 ;
romOut4 [22]=19 ’ b0111010111001010100 ;
romOut5 [22]=6 ’ b010001 ;
romOut6 [22]=5 ’ b11110 ;
romOut1 [23]=18 ’ b111010111001010100 ;
romOut2 [23]=6 ’ b010001 ;
romOut3 [23]=5 ’ b11110 ;
romOut4 [23]=19 ’ b0111100100010001101 ;
romOut5 [23]=6 ’ b010101 ;
romOut6 [23]=5 ’ b00111 ;
romOut1 [24]=18 ’ b111100100010001101 ;
romOut2 [24]=6 ’ b010101 ;
romOut3 [24]=5 ’ b00111 ;
romOut4 [24]=19 ’ b0111110010001000110 ;
romOut5 [24]=6 ’ b001110 ;
romOut6 [24]=5 ’ b10111 ;
romOut1 [25]=18 ’ b111110010001000110 ;
romOut2 [25]=6 ’ b001110 ;
romOut3 [25]=5 ’ b10111 ;
romOut4 [25]=19 ’ b1000000000000000000 ;
romOut5 [25]=6 ’ b010010 ;
romOut6 [25]=5 ’ b00000 ;
end
‘ e n d i f
/ / i n c l u d e l i n e s h o r t i n g h e r e
a lways @( i )
begin
‘ i f d e f DC
romAddr [0 ]=18 ’ b000000000000000000 ;
romAddr [1 ]=18 ’ b100000000000000000 ;
romAddr [2 ]=18 ’ b100000111000111111 ;
romAddr [3 ]=18 ’ b100001110101001111 ;
romAddr [4 ]=18 ’ b100010110001011111 ;
romAddr [5 ]=18 ’ b100011101111011011 ;
romAddr [6 ]=18 ’ b100100110000111001 ;
romAddr [7 ]=18 ’ b100101110010010111 ;
romAddr [8 ]=18 ’ b100110110111100110 ;
romAddr [9 ]=18 ’ b100111111100110100 ;
romAddr [10]=18 ’ b101001000011111101 ;
romAddr [11]=18 ’ b101010001111001100 ;
romAddr [12]=18 ’ b101011011010011010 ;
romAddr [13]=18 ’ b101100100111101110 ;
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romAddr [14]=18 ’ b101101111001011101 ;
romAddr [15]=18 ’ b101111001011001101 ;
romAddr [16]=18 ’ b110000011111001110 ;
romAddr [17]=18 ’ b110001111000000011 ;
romAddr [18]=18 ’ b110011010000111000 ;
romAddr [19]=18 ’ b110100101100001011 ;
romAddr [20]=18 ’ b110110001100101100 ;
romAddr [21]=18 ’ b110111101101001110 ;
romAddr [22]=18 ’ b111001010011010001 ;
romAddr [23]=18 ’ b111010111001010100 ;
romAddr [24]=18 ’ b111100100010001101 ;
romAddr [25]=18 ’ b111110010001000110 ;
romOut1 [0 ]=18 ’ b000000000000000000 ;
romOut2 [ 0 ] = 6 ’ b010001 ;
romOut3 [ 0 ] = 5 ’ b10000 ;
romOut4 [0 ]=19 ’ b0000000000000000000 ;
romOut5 [ 0 ] = 6 ’ b010001 ;
romOut6 [ 0 ] = 5 ’ b10000 ;
romOut1 [1 ]=18 ’ b100000000000000000 ;
romOut2 [ 1 ] = 6 ’ b010001 ;
romOut3 [ 1 ] = 5 ’ b00000 ;
romOut4 [1 ]=19 ’ b0100000111000111111 ;
romOut5 [ 1 ] = 6 ’ b010101 ;
romOut6 [ 1 ] = 5 ’ b01001 ;
romOut1 [2 ]=18 ’ b100000111000111111 ;
romOut2 [ 2 ] = 6 ’ b010101 ;
romOut3 [ 2 ] = 5 ’ b01001 ;
romOut4 [2 ]=19 ’ b0100001110101001111 ;
romOut5 [ 2 ] = 6 ’ b001110 ;
romOut6 [ 2 ] = 5 ’ b11001 ;
romOut1 [3 ]=18 ’ b100001110101001111 ;
romOut2 [ 3 ] = 6 ’ b001110 ;
romOut3 [ 3 ] = 5 ’ b11001 ;
romOut4 [3 ]=19 ’ b0100010110001011111 ;
romOut5 [ 3 ] = 6 ’ b010010 ;
romOut6 [ 3 ] = 5 ’ b00010 ;
romOut1 [4 ]=18 ’ b100010110001011111 ;
romOut2 [ 4 ] = 6 ’ b010010 ;
romOut3 [ 4 ] = 5 ’ b00010 ;
romOut4 [4 ]=19 ’ b0100011101111011011 ;
romOut5 [ 4 ] = 6 ’ b010110 ;
romOut6 [ 4 ] = 5 ’ b01011 ;
romOut1 [5 ]=18 ’ b100011101111011011 ;
romOut2 [ 5 ] = 6 ’ b010110 ;
romOut3 [ 5 ] = 5 ’ b01011 ;
romOut4 [5 ]=19 ’ b0100100110000111001 ;
romOut5 [ 5 ] = 6 ’ b001111 ;
romOut6 [ 5 ] = 5 ’ b11011 ;
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romOut1 [6 ]=18 ’ b100100110000111001 ;
romOut2 [ 6 ] = 6 ’ b001111 ;
romOut3 [ 6 ] = 5 ’ b11011 ;
romOut4 [6 ]=19 ’ b0100101110010010111 ;
romOut5 [ 6 ] = 6 ’ b010011 ;
romOut6 [ 6 ] = 5 ’ b00100 ;
romOut1 [7 ]=18 ’ b100101110010010111 ;
romOut2 [ 7 ] = 6 ’ b010011 ;
romOut3 [ 7 ] = 5 ’ b00100 ;
romOut4 [7 ]=19 ’ b0100110110111100110 ;
romOut5 [ 7 ] = 6 ’ b001100 ;
romOut6 [ 7 ] = 5 ’ b10100 ;
romOut1 [8 ]=18 ’ b100110110111100110 ;
romOut2 [ 8 ] = 6 ’ b001100 ;
romOut3 [ 8 ] = 5 ’ b10100 ;
romOut4 [8 ]=19 ’ b0100111111100110100 ;
romOut5 [ 8 ] = 6 ’ b010000 ;
romOut6 [ 8 ] = 5 ’ b11101 ;
romOut1 [9 ]=18 ’ b100111111100110100 ;
romOut2 [ 9 ] = 6 ’ b010000 ;
romOut3 [ 9 ] = 5 ’ b11101 ;
romOut4 [9 ]=19 ’ b0101001000011111101 ;
romOut5 [ 9 ] = 6 ’ b010100 ;
romOut6 [ 9 ] = 5 ’ b00110 ;
romOut1 [10]=18 ’ b101001000011111101 ;
romOut2 [10]=6 ’ b010100 ;
romOut3 [10]=5 ’ b00110 ;
romOut4 [10]=19 ’ b0101010001111001100 ;
romOut5 [10]=6 ’ b001101 ;
romOut6 [10]=5 ’ b10110 ;
romOut1 [11]=18 ’ b101010001111001100 ;
romOut2 [11]=6 ’ b001101 ;
romOut3 [11]=5 ’ b10110 ;
romOut4 [11]=19 ’ b0101011011010011010 ;
romOut5 [11]=6 ’ b010001 ;
romOut6 [11]=5 ’ b11111 ;
romOut1 [12]=18 ’ b101011011010011010 ;
romOut2 [12]=6 ’ b010001 ;
romOut3 [12]=5 ’ b11111 ;
romOut4 [12]=19 ’ b0101100100111101110 ;
romOut5 [12]=6 ’ b010101 ;
romOut6 [12]=5 ’ b01000 ;
romOut1 [13]=18 ’ b101100100111101110 ;
romOut2 [13]=6 ’ b010101 ;
romOut3 [13]=5 ’ b01000 ;
romOut4 [13]=19 ’ b0101101111001011101 ;
romOut5 [13]=6 ’ b001110 ;
romOut6 [13]=5 ’ b11000 ;
romOut1 [14]=18 ’ b101101111001011101 ;
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romOut2 [14]=6 ’ b001110 ;
romOut3 [14]=5 ’ b11000 ;
romOut4 [14]=19 ’ b0101111001011001101 ;
romOut5 [14]=6 ’ b010010 ;
romOut6 [14]=5 ’ b00001 ;
romOut1 [15]=18 ’ b101111001011001101 ;
romOut2 [15]=6 ’ b010010 ;
romOut3 [15]=5 ’ b00001 ;
romOut4 [15]=19 ’ b0110000011111001110 ;
romOut5 [15]=6 ’ b010110 ;
romOut6 [15]=5 ’ b01010 ;
romOut1 [16]=18 ’ b110000011111001110 ;
romOut2 [16]=6 ’ b010110 ;
romOut3 [16]=5 ’ b01010 ;
romOut4 [16]=19 ’ b0110001111000000011 ;
romOut5 [16]=6 ’ b001111 ;
romOut6 [16]=5 ’ b11010 ;
romOut1 [17]=18 ’ b110001111000000011 ;
romOut2 [17]=6 ’ b001111 ;
romOut3 [17]=5 ’ b11010 ;
romOut4 [17]=19 ’ b0110011010000111000 ;
romOut5 [17]=6 ’ b010011 ;
romOut6 [17]=5 ’ b00011 ;
romOut1 [18]=18 ’ b110011010000111000 ;
romOut2 [18]=6 ’ b010011 ;
romOut3 [18]=5 ’ b00011 ;
romOut4 [18]=19 ’ b0110100101100001011 ;
romOut5 [18]=6 ’ b010111 ;
romOut6 [18]=5 ’ b01100 ;
romOut1 [19]=18 ’ b110100101100001011 ;
romOut2 [19]=6 ’ b010111 ;
romOut3 [19]=5 ’ b01100 ;
romOut4 [19]=19 ’ b0110110001100101100 ;
romOut5 [19]=6 ’ b010000 ;
romOut6 [19]=5 ’ b11100 ;
romOut1 [20]=18 ’ b110110001100101100 ;
romOut2 [20]=6 ’ b010000 ;
romOut3 [20]=5 ’ b11100 ;
romOut4 [20]=19 ’ b0110111101101001110 ;
romOut5 [20]=6 ’ b010100 ;
romOut6 [20]=5 ’ b00101 ;
romOut1 [21]=18 ’ b110111101101001110 ;
romOut2 [21]=6 ’ b010100 ;
romOut3 [21]=5 ’ b00101 ;
romOut4 [21]=19 ’ b0111001010011010001 ;
romOut5 [21]=6 ’ b001101 ;
romOut6 [21]=5 ’ b10101 ;
romOut1 [22]=18 ’ b111001010011010001 ;
romOut2 [22]=6 ’ b001101 ;
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romOut3 [22]=5 ’ b10101 ;
romOut4 [22]=19 ’ b0111010111001010100 ;
romOut5 [22]=6 ’ b010001 ;
romOut6 [22]=5 ’ b11110 ;
romOut1 [23]=18 ’ b111010111001010100 ;
romOut2 [23]=6 ’ b010001 ;
romOut3 [23]=5 ’ b11110 ;
romOut4 [23]=19 ’ b0111100100010001101 ;
romOut5 [23]=6 ’ b010101 ;
romOut6 [23]=5 ’ b00111 ;
romOut1 [24]=18 ’ b111100100010001101 ;
romOut2 [24]=6 ’ b010101 ;
romOut3 [24]=5 ’ b00111 ;
romOut4 [24]=19 ’ b0111110010001000110 ;
romOut5 [24]=6 ’ b001110 ;
romOut6 [24]=5 ’ b10111 ;
romOut1 [25]=18 ’ b111110010001000110 ;
romOut2 [25]=6 ’ b001110 ;
romOut3 [25]=5 ’ b10111 ;
romOut4 [25]=19 ’ b1000000000000000000 ;
romOut5 [25]=6 ’ b010010 ;
romOut6 [25]=5 ’ b00000 ;
‘ e n d i f
t 1 = romOut1 [ 0 ] ;
t 2 = romOut2 [ 0 ] ;
t 3 = romOut3 [ 0 ] ;
t 4 = romOut4 [ 0 ] ;
t 5 = romOut5 [ 0 ] ;
t 6 = romOut6 [ 0 ] ;
f o r ( p = 1 ; p < r a s i z e ; p = p + 1 )
begin : main
i f ( p < r a s i z e −1)
begin
i f ( i >= romAddr [ p ] & & i < romAddr [ p + 1 ] )
begin
t 1 = romOut1 [ p ] ;
t 2 = romOut2 [ p ] ;
t 3 = romOut3 [ p ] ;
t 4 = romOut4 [ p ] ;
t 5 = romOut5 [ p ] ;
t 6 = romOut6 [ p ] ;
/ / d i s a b l e main ;
end
end
e l s e
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begin
i f ( i >= romAddr [ p ] )
begin
t 1 = romOut1 [ p ] ;
t 2 = romOut2 [ p ] ;
t 3 = romOut3 [ p ] ;
t 4 = romOut4 [ p ] ;
t 5 = romOut5 [ p ] ;
t 6 = romOut6 [ p ] ;




o1 <= t 1 ;
o2 <= t 2 ;
o3 <= t 3 ;
o4 <= t 4 ;
o5 <= t 5 ;
o6 <= t 6 ;
end
endmodule
/ / RALUT c o n t e n t s ( a d d r e s s , o u t p u t ( s ) . . . )
/∗
000000000000000000 000000000000000000 010001 10000
0000000000000000000 010001 10000
100000000000000000 100000000000000000 010001 00000
0100000111000111111 010101 01001
100000111000111111 100000111000111111 010101 01001
0100001110101001111 001110 11001
100001110101001111 100001110101001111 001110 11001
0100010110001011111 010010 00010
100010110001011111 100010110001011111 010010 00010
0100011101111011011 010110 01011
100011101111011011 100011101111011011 010110 01011
0100100110000111001 001111 11011
100100110000111001 100100110000111001 001111 11011
0100101110010010111 010011 00100
100101110010010111 100101110010010111 010011 00100
0100110110111100110 001100 10100
100110110111100110 100110110111100110 001100 10100
0100111111100110100 010000 11101
100111111100110100 100111111100110100 010000 11101
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0101001000011111101 010100 00110
101001000011111101 101001000011111101 010100 00110
0101010001111001100 001101 10110
101010001111001100 101010001111001100 001101 10110
0101011011010011010 010001 11111
101011011010011010 101011011010011010 010001 11111
0101100100111101110 010101 01000
101100100111101110 101100100111101110 010101 01000
0101101111001011101 001110 11000
101101111001011101 101101111001011101 001110 11000
0101111001011001101 010010 00001
101111001011001101 101111001011001101 010010 00001
0110000011111001110 010110 01010
110000011111001110 110000011111001110 010110 01010
0110001111000000011 001111 11010
110001111000000011 110001111000000011 001111 11010
0110011010000111000 010011 00011
110011010000111000 110011010000111000 010011 00011
0110100101100001011 010111 01100
110100101100001011 110100101100001011 010111 01100
0110110001100101100 010000 11100
110110001100101100 110110001100101100 010000 11100
0110111101101001110 010100 00101
110111101101001110 110111101101001110 010100 00101
0111001010011010001 001101 10101
111001010011010001 111001010011010001 001101 10101
0111010111001010100 010001 11110
111010111001010100 111010111001010100 010001 11110
0111100100010001101 010101 00111
111100100010001101 111100100010001101 010101 00111
0111110010001000110 001110 10111
111110010001000110 111110010001000110 001110 10111
1000000000000000000 010010 00000
∗ /
A.2.4 The Binary / 2DLNS Conversion Register
This register reorders the output of the binary / 2DLNS converter.
l i b r a r y i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use work . n u m e r i c b i t . a l l ;
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e n t i t y c o n v o u t r e g i s
port ( e n a b l e : in s t d l o g i c ;
r e a d y l o w : in s t d l o g i c ;
r e a d y h i g h : in s t d l o g i c ;
o u t p u t s i g n l o w : in s t d l o g i c v e c t o r ( 1 downto 0 ) ;
o u t p u t f i r s t l o w : in s t d l o g i c v e c t o r ( 1 1 downto 0 ) ;
o u t p u t s e c o n d l o w : in s t d l o g i c v e c t o r ( 9 downto 0 ) ;
o u t p u t s i g n h i g h : in s t d l o g i c v e c t o r ( 1 downto 0 ) ;
o u t p u t f i r s t h i g h : in s t d l o g i c v e c t o r ( 1 1 downto 0 ) ;
o u t p u t s e c o n d h i g h : in s t d l o g i c v e c t o r ( 9 downto 0 ) ;
o u t p u t : out s t d l o g i c v e c t o r ( 4 7 downto 0 ) ) ;
end e n t i t y c o n v o u t r e g ;
a r c h i t e c t u r e b e h a v i o r of c o n v o u t r e g i s
s i g n a l s t o r e d v a l u e : s t d l o g i c v e c t o r ( 4 7 downto 0 ) ;
begin
−− e x t r a c t s t h e da ta r e l a t e d t o each d i g i t from i n p u t s
−− and merges them as an s t o r e d v a l u e
c o n v o u t p u t : p r o c e s s ( e n a b l e ) i s
begin
s t o r e d v a l u e <= ( o u t p u t s i g n h i g h ( 1 ) & o u t p u t f i r s t h i g h ( 1 1 downto
6 )
& o u t p u t s e c o n d h i g h ( 9 downto 5 ) & o u t p u t s i g n h i g h ( 0 )
& o u t p u t f i r s t h i g h ( 5 downto 0 )
& o u t p u t s e c o n d h i g h ( 4 downto 0 ) & o u t p u t s i g n l o w ( 1 )
& o u t p u t f i r s t l o w ( 1 1 downto 6 )
& o u t p u t s e c o n d l o w ( 9 downto 5 ) & o u t p u t s i g n l o w ( 0 )
& o u t p u t f i r s t l o w ( 5 downto 0 )
& o u t p u t s e c o n d l o w ( 4 downto 0 ) ) ;
end p r o c e s s c o n v o u t p u t ;
−− s t o r e d v a l u e e n a b l e d t o o u t p u t based on ready s i g n a l
o u t p u t <= s t o r e d v a l u e when e n a b l e = ’ 1 ’ ;
end a r c h i t e c t u r e b e h a v i o r ;
A.2.5 The Multiply and Accumulate unit (MAC)
The MAC unit consists of several components. All components are instantiated in a top
module which is shown here. The consecutive subsections include the HDL codes of all
components.
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l i b r a r y i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use work . n u m e r i c b i t . a l l ;
e n t i t y top mac i s
port ( c lk , c l r : in s t d l o g i c ;
x : in s t d l o g i c v e c t o r ( 4 7 downto 0 ) ;
y : in s t d l o g i c v e c t o r ( 3 9 downto 0 ) ;
p : out s t d l o g i c v e c t o r ( 5 1 downto 0 ) ) ;
end e n t i t y top mac ;
a r c h i t e c t u r e r t l of top mac i s
−− The FIR f i l t e r M u l t i p l i e r u n i t
component mul i s
port ( c lk , c l r : in s t d l o g i c ;
x : in s t d l o g i c v e c t o r ( 2 3 downto 0 ) ;
y : in s t d l o g i c v e c t o r ( 1 9 downto 0 ) ;
s i g n : out s t d l o g i c ;
p : out s t d l o g i c v e c t o r ( 1 7 downto 0 ) ) ;
end component mul ;
−− The 18− b i t a d d e r s u b t r a c t o r
component a d d e r s u b t r a c t o r 1 8
port ( a , b : in s t d l o g i c v e c t o r ( 1 7 downto 0 ) ;
s : out s t d l o g i c v e c t o r ( 3 3 downto 0 ) ;
s ign1 , s i g n 2 : in s t d l o g i c ) ;
end component ;
−− The 34− b i t a d d e r s u b t r a c t o r
component a d d e r s u b t r a c t o r 3 4
port ( a , b : in s t d l o g i c v e c t o r ( 3 3 downto 0 ) ;
s : out s t d l o g i c v e c t o r ( 4 9 downto 0 ) ;
s ign1 , s i g n 2 : in s t d l o g i c ) ;
end component ;
−− The 50− b i t a d d e r s u b t r a c t o r
component a d d e r s u b t r a c t o r 5 0
port ( a : in s t d l o g i c v e c t o r ( 4 9 downto 0 ) ;
b : in s t d l o g i c v e c t o r ( 5 1 downto 0 ) ;
s : out s t d l o g i c v e c t o r ( 5 1 downto 0 ) ;
s i g n 1 : in s t d l o g i c ) ;
end component ;
−− The r e g i s t e r i n f e e d b a c k loop o f a c c u m u l a t o r
component a c c u m u l a t o r r e g p
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port ( c lk , c l r : in s t d l o g i c ;
d : in s t d l o g i c v e c t o r ( 5 1 downto 0 ) ;
q : out s t d l o g i c v e c t o r ( 5 1 downto 0 ) ) ;
end component ;
s i g n a l s i g n l o w l o w : s t d l o g i c ;
s i g n a l s i g n l o w h i g h : s t d l o g i c ;
s i g n a l s i g n h i g h l o w : s t d l o g i c ;
s i g n a l s i g n h i g h h i g h : s t d l o g i c ;
s i g n a l p low low : s t d l o g i c v e c t o r ( 1 7 downto 0 ) ;
s i g n a l p l o w h i g h : s t d l o g i c v e c t o r ( 1 7 downto 0 ) ;
s i g n a l p h i g h l o w : s t d l o g i c v e c t o r ( 1 7 downto 0 ) ;
s i g n a l p h i g h h i g h : s t d l o g i c v e c t o r ( 1 7 downto 0 ) ;
s i g n a l p 29 low : s t d l o g i c v e c t o r ( 3 3 downto 0 ) ;
s i g n a l p 2 9 h i g h : s t d l o g i c v e c t o r ( 3 3 downto 0 ) ;
s i g n a l p 37 : s t d l o g i c v e c t o r ( 4 9 downto 0 ) ;
s i g n a l a c c u m u l a t o r : s t d l o g i c v e c t o r ( 5 1 downto 0 ) ;
s i g n a l acc : s t d l o g i c v e c t o r ( 5 1 downto 0 ) ;
begin
−− The component i n s t a n t i a t i o n s
mul low low : mul
port map ( c l k = > c lk ,
c l r = > c l r ,
x = > x ( 2 3 downto 0 ) ,
y = > y ( 1 9 downto 0 ) ,
s i g n = > s i g n l o w l o w ,
p = > p low low ) ;
m u l l o w h i g h : mul
port map ( c l k = > c lk ,
c l r = > c l r ,
x = > x ( 2 3 downto 0 ) ,
y = > y ( 3 9 downto 2 0 ) ,
s i g n = > s i g n l o w h i g h ,
p = > p l o w h i g h ) ;
m u l h i g h l o w : mul
port map ( c l k = > c lk ,
c l r = > c l r ,
x = > x ( 4 7 downto 2 4 ) ,
y = > y ( 1 9 downto 0 ) ,
s i g n = > s i g n h i g h l o w ,
p = > p h i g h l o w ) ;
m u l h i g h h i g h : mul
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port map ( c l k = > c lk ,
c l r = > c l r ,
x = > x ( 4 7 downto 2 4 ) ,
y = > y ( 3 9 downto 2 0 ) ,
s i g n = > s i g n h i g h h i g h ,
p = > p h i g h h i g h ) ;
a d d s u b 1 8 l o w : a d d e r s u b t r a c t o r 1 8
port map ( a = > p low low , b = > p h igh low , s = > p 29 low , s i g n 1 =>
s i g n l o w l o w , s i g n 2 = > s i g n h i g h l o w ) ;
a d d s u b 1 8 h i g h : a d d e r s u b t r a c t o r 1 8
port map ( a = > p low high , b = > p h i g h h i g h , s = > p 2 9 h i g h , s i g n 1
=> s i g n l o w h i g h , s i g n 2 = > s i g n h i g h h i g h ) ;
a d d s u b 3 4 : a d d e r s u b t r a c t o r 3 4
port map ( a = > p 29 low , b = > p 2 9 h i g h , s = > p 37 ,
s i g n 1 = > s i g n l o w l o w , s i g n 2 = > s i g n l o w h i g h ) ;
a d d s u b 5 0 : a d d e r s u b t r a c t o r 5 0
port map ( a = > p 37 , b = > a c c u m u l a t o r , s = > acc ,
s i g n 1 = > s i g n l o w l o w ) ;
a c c u m u l a t o r r e g : a c c u m u l a t o r r e g p
port map ( c l k = > c lk , c l r = > c l r , d = > acc ,
q = > a c c u m u l a t o r ) ;
−− d i s a b l e s o u t p u t based on c l r s i g n a l
wi th c l r s e l e c t
p <= acc ( 5 1 downto 0 ) when ’ 0 ’ ,
”ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ” when
o t h e r s ;
end a r c h i t e c t u r e r t l ;
The multiplier is the main module in the top MAC unit:
l i b r a r y i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use work . n u m e r i c b i t . a l l ;
e n t i t y mul i s
port ( c lk , c l r : in s t d l o g i c ;
x : in s t d l o g i c v e c t o r ( 2 3 downto 0 ) ;
y : in s t d l o g i c v e c t o r ( 1 9 downto 0 ) ;
s i g n : out s t d l o g i c ;
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p : out s t d l o g i c v e c t o r ( 1 7 downto 0 ) ) ;
end e n t i t y mul ;
a r c h i t e c t u r e r t l of mul i s
−− The xor u n i t
component x o r
port ( a , b : in s t d l o g i c ;
c : out s t d l o g i c ) ;
end component ;
−− The f i r s t e x p o n e n t adder
component a d d e r
port ( a : in s t d l o g i c v e c t o r ( 5 downto 0 ) ;
b : in s t d l o g i c v e c t o r ( 5 downto 0 ) ;
s : out s t d l o g i c v e c t o r ( 6 downto 0 ) ) ;
end component ;
−− The second e x p o n e n t adder
component a d d e r r
port ( a : in s t d l o g i c v e c t o r ( 4 downto 0 ) ;
b : in s t d l o g i c v e c t o r ( 2 downto 0 ) ;
s : out s t d l o g i c v e c t o r ( 4 downto 0 ) ) ;
end component ;
−− The 2 DLNS / B inary C o n v e r t e r
component c o n v e r t 2 d l n s t o b i n a r y
port ( s i g n i n : in s t d l o g i c ;
f i r s t b a s e i n d e x : in s t d l o g i c v e c t o r ( 6 downto 0 ) ;
s e c o n d b a s e i n d e x : in s t d l o g i c v e c t o r ( 4 downto 0 ) ;
b i n a r y o u t : out s t d l o g i c v e c t o r ( 2 3 downto 0 ) ;
s i g n o u t : out s t d l o g i c ) ;
end component ;
−− The 24− b i t a d d e r s u b t r a c t o r
component a d d e r s u b t r a c t o r 2 4
port ( a , b : in s t d l o g i c v e c t o r ( 2 3 downto 0 ) ;
s : out s t d l o g i c v e c t o r ( 2 4 downto 0 ) ;
s ign1 , s i g n 2 : in s t d l o g i c ) ;
end component ;
−− The 25− b i t a d d e r s u b t r a c t o r
component a d d e r s u b t r a c t o r 2 5
port ( a , b : in s t d l o g i c v e c t o r ( 2 4 downto 0 ) ;
s : out s t d l o g i c v e c t o r ( 2 5 downto 0 ) ;
s ign1 , s i g n 2 : in s t d l o g i c ) ;
end component ;
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s i g n a l p p 1 d i g 1 : s t d l o g i c v e c t o r ( 1 2 downto 0 ) ;
s i g n a l p p 1 d i g 2 : s t d l o g i c v e c t o r ( 1 2 downto 0 ) ;
s i g n a l p p 2 d i g 1 : s t d l o g i c v e c t o r ( 1 2 downto 0 ) ;
s i g n a l p p 2 d i g 2 : s t d l o g i c v e c t o r ( 1 2 downto 0 ) ;
s i g n a l p p1 b1 : s t d l o g i c v e c t o r ( 2 3 downto 0 ) ;
s i g n a l p p1 b2 : s t d l o g i c v e c t o r ( 2 3 downto 0 ) ;
s i g n a l p p2 b1 : s t d l o g i c v e c t o r ( 2 3 downto 0 ) ;
s i g n a l p p2 b2 : s t d l o g i c v e c t o r ( 2 3 downto 0 ) ;
s i g n a l p p1 b : s t d l o g i c v e c t o r ( 2 4 downto 0 ) ;
s i g n a l p p2 b : s t d l o g i c v e c t o r ( 2 4 downto 0 ) ;
s i g n a l p b : s t d l o g i c v e c t o r ( 2 5 downto 0 ) ;
s i g n a l s1 , s2 , s3 , s4 : s t d l o g i c ;
s i g n a l dummy s1 , dummy s2 , dummy s3 , dummy s4 : s t d l o g i c ;
begin
−− Outpu t p o r t c o n n e c t i o n
s i g n <= s1 ;
−− The component i n s t a n t i a t i o n s
p p 1 d i g 1 s : x o r
port map ( a = > x ( 2 3 ) , b = > y ( 1 9 ) , c = > p p 1 d i g 1 ( 1 2 ) ) ;
s1 <= p p 1 d i g 1 ( 1 2 ) ;
p p 1 d i g 2 s : x o r
port map ( a = > x ( 1 1 ) , b = > y ( 9 ) , c = > p p 1 d i g 2 ( 1 2 ) ) ;
s2 <= p p 1 d i g 2 ( 1 2 ) ;
p p 2 d i g 1 s : x o r
port map ( a = > x ( 1 1 ) , b = > y ( 1 9 ) , c = > p p 2 d i g 1 ( 1 2 ) ) ;
s3 <= p p 2 d i g 1 ( 1 2 ) ;
p p 2 d i g 2 s : x o r
port map ( a = > x ( 2 3 ) , b = > y ( 9 ) , c = > p p 2 d i g 2 ( 1 2 ) ) ;
s4 <= p p 2 d i g 2 ( 1 2 ) ;
p p 1 d i g 1 a : a d d e r
port map ( a = > x ( 2 2 downto 1 7 ) , b = > y ( 1 8 downto 1 3 ) ,
s = > p p 1 d i g 1 ( 1 1 downto 5 ) ) ;
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p p 1 d i g 1 b : a d d e r r
port map ( a = > x ( 1 6 downto 1 2 ) , b = > y ( 1 2 downto 1 0 ) ,
s = > p p 1 d i g 1 ( 4 downto 0 ) ) ;
p p 1 d i g 2 a : a d d e r
port map ( a = > x ( 1 0 downto 5 ) , b = > y ( 8 downto 3 ) ,
s = > p p 1 d i g 2 ( 1 1 downto 5 ) ) ;
p p 1 d i g 2 b : a d d e r r
port map ( a = > x ( 4 downto 0 ) , b = > y ( 2 downto 0 ) ,
s = > p p 1 d i g 2 ( 4 downto 0 ) ) ;
p p 2 d i g 1 a : a d d e r
port map ( a = > x ( 1 0 downto 5 ) , b = > y ( 1 8 downto 1 3 ) ,
s = > p p 2 d i g 1 ( 1 1 downto 5 ) ) ;
p p 2 d i g 1 b : a d d e r r
port map ( a = > x ( 4 downto 0 ) , b = > y ( 1 2 downto 1 0 ) ,
s = > p p 2 d i g 1 ( 4 downto 0 ) ) ;
p p 2 d i g 2 a : a d d e r
port map ( a = > x ( 2 2 downto 1 7 ) , b = > y ( 8 downto 3 ) ,
s = > p p 2 d i g 2 ( 1 1 downto 5 ) ) ;
p p 2 d i g 2 b : a d d e r r
port map ( a = > x ( 1 6 downto 1 2 ) , b = > y ( 2 downto 0 ) ,
s = > p p 2 d i g 2 ( 4 downto 0 ) ) ;
p p 1 b 1 c o n : c o n v e r t 2 d l n s t o b i n a r y
port map ( s i g n i n = > p p 1 d i g 1 ( 1 2 ) ,
f i r s t b a s e i n d e x = > p p 1 d i g 1 ( 1 1 downto 5 ) ,
s e c o n d b a s e i n d e x = > p p 1 d i g 1 ( 4 downto 0 ) ,
b i n a r y o u t = > p p1 b1 ,
s i g n o u t = > dummy s1 ) ;
p p 1 b 2 c o n : c o n v e r t 2 d l n s t o b i n a r y
port map ( s i g n i n = > p p 1 d i g 2 ( 1 2 ) ,
f i r s t b a s e i n d e x = > p p 1 d i g 2 ( 1 1 downto 5 ) ,
s e c o n d b a s e i n d e x = > p p 1 d i g 2 ( 4 downto 0 ) ,
b i n a r y o u t = > p p1 b2 ,
s i g n o u t = > dummy s2 ) ;
p p 2 b 1 c o n : c o n v e r t 2 d l n s t o b i n a r y
port map ( s i g n i n = > p p 2 d i g 1 ( 1 2 ) ,
f i r s t b a s e i n d e x = > p p 2 d i g 1 ( 1 1 downto 5 ) ,
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s e c o n d b a s e i n d e x = > p p 2 d i g 1 ( 4 downto 0 ) ,
b i n a r y o u t = > p p2 b1 ,
s i g n o u t = > dummy s3 ) ;
p p 2 b 2 c o n : c o n v e r t 2 d l n s t o b i n a r y
port map ( s i g n i n = > p p 2 d i g 2 ( 1 2 ) ,
f i r s t b a s e i n d e x = > p p 2 d i g 2 ( 1 1 downto 5 ) ,
s e c o n d b a s e i n d e x = > p p 2 d i g 2 ( 4 downto 0 ) ,
b i n a r y o u t = > p p2 b2 ,
s i g n o u t = > dummy s4 ) ;
p 1 b i n a d d s u b : a d d e r s u b t r a c t o r 2 4
port map ( a = > p p1 b1 , b = > p p1 b2 ,
s = > p p1 b , s i g n 1 = > s1 , s i g n 2 = > s2 ) ;
p 2 b i n a d d s u b : a d d e r s u b t r a c t o r 2 4
port map ( a = > p p2 b1 , b = > p p2 b2 ,
s = > p p2 b , s i g n 1 = > s3 , s i g n 2 = > s4 ) ;
p b i n a d d s u b : a d d e r s u b t r a c t o r 2 5
port map ( a = > p p1 b , b = > p p2 b , s = > p b , s i g n 1 = > s1 ,
s i g n 2 = > s3 ) ;
−− removes t h e r e p e a t a t i v e b i t s and d i s a b l e s o u t p u t based on c l r
−− s i g n a l
wi th c l r s e l e c t
p <= p b ( 2 5 downto 8 ) when ’ 0 ’ ,
”ZZZZZZZZZZZZZZZZZZ” when o t h e r s ;
end a r c h i t e c t u r e r t l ;
And it consists of a hierarchy of components as included in the consecutive subsections.
A.2.5.1 The Exclusive-or unit
This code, simply makes an exclusive-or of its inputs.
l i b r a r y i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
e n t i t y x o r i s
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port ( a , b : in s t d l o g i c ;
c : out s t d l o g i c ) ;
end e n t i t y x o r ;
a r c h i t e c t u r e b e h a v i o r a l of x o r i s
begin
c <= a xor b ;
end a r c h i t e c t u r e b e h a v i o r a l ;
A.2.5.2 The First Exponent Adders
This code shows a two’s-complement bit by bit adder. The multiplier unit makes use of this
adder to add the first base exponents.
l i b r a r y i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
e n t i t y a d d e r i s
port ( a : in s t d l o g i c v e c t o r ( 5 downto 0 ) ;
b : in s t d l o g i c v e c t o r ( 5 downto 0 ) ;
s : out s t d l o g i c v e c t o r ( 6 downto 0 ) ) ;
end e n t i t y a d d e r ;
a r c h i t e c t u r e b e h a v i o r a l of a d d e r i s
begin
b e h a v i o r : p r o c e s s ( a , b ) i s
v a r i a b l e c a r r y i n : s t d l o g i c ;
v a r i a b l e c a r r y o u t : s t d l o g i c ;
v a r i a b l e e x t a : s t d l o g i c v e c t o r ( 5 downto 0 ) ;
begin
−− c a r r y i n t o t h e f i r s t b i t
c a r r y o u t : = ’ 0 ’ ;
−− operand a i s s i g n e x t e n d e d
e x t a ( 5 downto 0 ) : = a ( 5 downto 0 ) ;
−− computes sum and c a r r y f o r a l l b i t s
−− c a r r y o u t o f each o r d e r i s c a r r y i n f o r t h e n e x t one
130
A. HARDWARE DESCRIPTION CODES
f o r i n d e x in 0 to b ’ l e f t loop
c a r r y i n : = c a r r y o u t ;
s ( i n d e x ) <= e x t a ( i n d e x ) xor b ( i n d e x ) xor c a r r y i n ;
c a r r y o u t : = ( e x t a ( i n d e x ) and b ( i n d e x ) )
or ( c a r r y i n and ( e x t a ( i n d e x ) xor b ( i n d e x ) ) ) ;
end loop ;
−− one e x t r a b i t i s c o n s i d e r e d f o r sum
s ( e x t a ’ l e f t + 1 ) <= e x t a ( e x t a ’ l e f t ) xor b ( e x t a ’ l e f t ) xor
c a r r y o u t ;
end p r o c e s s b e h a v i o r ;
end a r c h i t e c t u r e b e h a v i o r a l ;
A.2.5.3 The Second Exponent Adders
Since the size of operands of this adder are different, the smaller operand is sign extended
before addition. In our design, the most negative second base exponent is used to represent
zero. Therefore, if either multiplicand or multiplier are zero, the product will be set to zero.
l i b r a r y i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
e n t i t y a d d e r r i s
port ( a : in s t d l o g i c v e c t o r ( 4 downto 0 ) ;
b : in s t d l o g i c v e c t o r ( 2 downto 0 ) ;
s : out s t d l o g i c v e c t o r ( 4 downto 0 ) ) ;
end e n t i t y a d d e r r ;
a r c h i t e c t u r e b e h a v i o r a l of a d d e r r i s
begin
b e h a v i o r : p r o c e s s ( a , b ) i s
v a r i a b l e c a r r y i n : s t d l o g i c ;
v a r i a b l e c a r r y o u t : s t d l o g i c ;
v a r i a b l e e x t b : s t d l o g i c v e c t o r ( 4 downto 0 ) ;
begin
−− c h e c k s i f e i t h e r o f i n p u t s r e p r e s e n t s zero ,
−− t h e p r o d u c t s h o u l d a l s o be s e t t o z e r o
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i f a = ” 10000 ” or b = ” 100 ” then s <= ” 10000 ” ;
e l s e
−− c a r r y i n t o t h e f i r s t b i t
c a r r y o u t : = ’ 0 ’ ;
−− operand b i s s i g n e x t e n d e d
e x t b ( 4 downto 0 ) : = b ( 2 ) & b ( 2 ) & b ( 2 downto 0 ) ;
−− computes sum and c a r r y f o r a l l b i t s
−− c a r r y o u t o f each o r d e r i s c a r r y i n f o r t h e n e x t one
f o r i n d e x in 0 to a ’ l e f t loop
c a r r y i n : = c a r r y o u t ;
s ( i n d e x ) <= a ( i n d e x ) xor e x t b ( i n d e x ) xor c a r r y i n ;
c a r r y o u t : = ( a ( i n d e x ) and e x t b ( i n d e x ) )
or ( c a r r y i n and ( a ( i n d e x ) xor e x t b ( i n d e x ) ) ) ;
end loop ;
end i f ;
end p r o c e s s b e h a v i o r ;
end a r c h i t e c t u r e b e h a v i o r a l ;
A.2.5.4 The 2DLNS / Binary Converter
The modified version of the Verilog code in [29], is used for the 2DLNS / binary conver-
sion. This HDL code has also been written fully parametrized and the parameters should
be set when the shell script which generates Verilog module is run. The definition of these
parameters were also included in [29]. Before running this script, the optimal base has
been computed and stored in an ASCII file, 13-65536-nzsmn2-00. The 2DLNS / binary
converter module has been generated by setting the parameters as:
makeconvert2dlnstobinary.sh 13-65536-nzsmn2-00 16 7 5 4 -nz -ns > bconverter.v
The name of generated module is convert2dlnstobinary which is instantiated, as an
component, in the multiplier module. This Verilog file is shown here.
‘ t i m e s c a l e 1 ns / 1 0 ps
132
A. HARDWARE DESCRIPTION CODES
module c o n v e r t 2 d l n s t o b i n a r y (
s i g n i n ,
f i r s t b a s e i n d e x ,
s e c o n d b a s e i n d e x ,
b i n a r y o u t ,
s i g n o u t
) ;
/ / D e f a u l t p a r a m e t e r s
p a r a m e t e r f i r s t b a s e b i t s = 7 ;
p a r a m e t e r s e c o n d b a s e b i t s = 5 ;
p a r a m e t e r o u t p u t b i t s = 1 6 ;
p a r a m e t e r e x t r a b i t s = 8 ;
p a r a m e t e r m e m f i r s t b a s e b i t s = 6 ;
p a r a m e t e r s u b b i t s = 8 ;
p a r a m e t e r twobi tmode = 0 ;
p a r a m e t e r nosignmode = 0 ;
/ / Def ine p o r t s
i n p u t [ twobi tmode : 0 ] s i g n i n ;
i n p u t [ f i r s t b a s e b i t s − 1 : 0 ] f i r s t b a s e i n d e x ;
i n p u t [ s e c o n d b a s e b i t s − 1 : 0 ] s e c o n d b a s e i n d e x ;
o u t p u t [ nosignmode + o u t p u t b i t s + e x t r a b i t s − 1 : 0 ] b i n a r y o u t ;
r e g [ nosignmode + o u t p u t b i t s + e x t r a b i t s − 1 : 0 ] b i n a r y o u t ;
o u t p u t s i g n o u t ;
r e g s i g n o u t ;
r e g [ s u b b i t s − 1 : 0 ] arg1 , arg2 , sum ;
r e g [ o u t p u t b i t s + e x t r a b i t s − 1 : 0 ] a b s o l u t e ;
wi re [ o u t p u t b i t s + e x t r a b i t s − 1 : 0 ] m a n t i s s a ;
wi re [ m e m f i r s t b a s e b i t s − 1 : 0 ] s h i f t ;
l u t 2 3 4 8 1 1 1 3 8 7 3 1 2 1 6 n o c l k
l u t
(
m a n t i s s a ,
s h i f t ,
s e c o n d b a s e i n d e x
) ;
/ / Pe r fo rm s h i f t
a lways @( m a n t i s s a or s h i f t or f i r s t b a s e i n d e x )
begin
/ / Extend s i g n s on each argument
i f ( s u b b i t s > m e m f i r s t b a s e b i t s )
begin
a rg1 = { { ( s u b b i t s − m e m f i r s t b a s e b i t s ) { s h i f t [ m e m f i r s t b a s e b i t s
− 1 ] } } , s h i f t [ m e m f i r s t b a s e b i t s − 1 : 0 ] } ;
end
e l s e
begin
a rg1 = s h i f t ;
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end
i f ( s u b b i t s > f i r s t b a s e b i t s )
begin
a rg2 = { { ( s u b b i t s − f i r s t b a s e b i t s ) { f i r s t b a s e i n d e x [ f i r s t b a s e b i t s
− 1 ] } } , f i r s t b a s e i n d e x [ f i r s t b a s e b i t s − 1 : 0 ] } ;
end
e l s e
begin
a rg2 = f i r s t b a s e i n d e x ;
end
sum = arg1 − a rg2 ;
a b s o l u t e = m a n t i s s a >> sum ;
i f ( twobi tmode )
begin
i f ( s i g n i n = = 0 )
begin
a b s o l u t e = 0 ;
end
end
i f ( nosignmode )
begin
i f ( s i g n i n [ twobi tmode ] )
begin
b i n a r y o u t <= − a b s o l u t e ;
end
e l s e
begin
b i n a r y o u t <= a b s o l u t e ;
end
end
e l s e
begin
b i n a r y o u t <= a b s o l u t e ;
s i g n o u t <= s i g n i n [ twobi tmode ] ;
end
/ / $ d i s p l a y ( ”@@ %b %b %b %b %b %b %b” , m a n t i s s a , s h i f t , a rg1 , f i r s t b a s e i n d e x
,
/ / a rg2 , sum , b i n a r y o u t ) ;
end
endmodule





/ / D e f a u l t p a r a m e t e r s
p a r a m e t e r o 1 b i t s = 2 4 ;
134
A. HARDWARE DESCRIPTION CODES
p a r a m e t e r o 2 b i t s = 6 ;
p a r a m e t e r i d b i t s = 5 ;
p a r a m e t e r r l s i z e = 5 ’ b00000 ;
p a r a m e t e r r h s i z e = 5 ’ b11111 ;
/ / Def ine p o r t s
/ / d i r e c t d a t a a c c e s s l i n e
i n p u t [ i d b i t s − 1 : 0 ] i d ;
/ / d a t a s to o u t p u t
o u t p u t [ o 1 b i t s − 1 : 0 ] o1 ;
o u t p u t [ o 2 b i t s − 1 : 0 ] o2 ;
r e g [ o 1 b i t s − 1 : 0 ] o1 ;
r e g [ o 2 b i t s − 1 : 0 ] o2 ;
/ / r e g [ i d b i t s − 1 : 0 ] romAddr [ r l s i z e : r h s i z e ] ;
r e g [ o 1 b i t s − 1 : 0 ] romOut1 [ r l s i z e : r h s i z e ] ;
r e g [ o 2 b i t s − 1 : 0 ] romOut2 [ r l s i z e : r h s i z e ] ;
‘ i f d e f DC
‘ e l s e
i n i t i a l
begin
/ / i n c l u d e d a t a i n f o r m a t i o n h e r e
romOut1 [ 5 ’ b00000 ]=24 ’ b100000000000000000000000 ;
romOut2 [ 5 ’ b00000 ]=6 ’ b001111 ;
romOut1 [ 5 ’ b00001 ]=24 ’ b101111001011001101011100 ;
romOut2 [ 5 ’ b00001 ]=6 ’ b010000 ;
romOut1 [ 5 ’ b00010 ]=24 ’ b100010110001011111101101 ;
romOut2 [ 5 ’ b00010 ]=6 ’ b010000 ;
romOut1 [ 5 ’ b00011 ]=24 ’ b110011010000111000001011 ;
romOut2 [ 5 ’ b00011 ]=6 ’ b010001 ;
romOut1 [ 5 ’ b00100 ]=24 ’ b100101110010010111111011 ;
romOut2 [ 5 ’ b00100 ]=6 ’ b010001 ;
romOut1 [ 5 ’ b00101 ]=24 ’ b110111101101001110010101 ;
romOut2 [ 5 ’ b00101 ]=6 ’ b010010 ;
romOut1 [ 5 ’ b00110 ]=24 ’ b101001000011111101111111 ;
romOut2 [ 5 ’ b00110 ]=6 ’ b010010 ;
romOut1 [ 5 ’ b00111 ]=24 ’ b111100100010001101101010 ;
romOut2 [ 5 ’ b00111 ]=6 ’ b010011 ;
romOut1 [ 5 ’ b01000 ]=24 ’ b101100100111101110101000 ;
romOut2 [ 5 ’ b01000 ]=6 ’ b010011 ;
romOut1 [ 5 ’ b01001 ]=24 ’ b100000111000111111011100 ;
romOut2 [ 5 ’ b01001 ]=6 ’ b010011 ;
romOut1 [ 5 ’ b01010 ]=24 ’ b110000011111001110100101 ;
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romOut2 [ 5 ’ b01010 ]=6 ’ b010100 ;
romOut1 [ 5 ’ b01011 ]=24 ’ b100011101111011011010000 ;
romOut2 [ 5 ’ b01011 ]=6 ’ b010100 ;
romOut1 [ 5 ’ b01100 ]=24 ’ b110100101100001011010110 ;
romOut2 [ 5 ’ b01100 ]=6 ’ b010101 ;
romOut1 [ 5 ’ b01101 ]=24 ’ b100110110101101010111111 ;
romOut2 [ 5 ’ b01101 ]=6 ’ b010101 ;
romOut1 [ 5 ’ b01110 ]=24 ’ b111001010000011011111010 ;
romOut2 [ 5 ’ b01110 ]=6 ’ b010110 ;
romOut1 [ 5 ’ b01111 ]=24 ’ b101010001101000110010110 ;
romOut2 [ 5 ’ b01111 ]=6 ’ b010110 ;
romOut1 [ 5 ’ b10000 ]=24 ’ b000000000000000000000000 ;
romOut2 [ 5 ’ b10000 ]=6 ’ b001111 ;
romOut1 [ 5 ’ b10001 ]=24 ’ b110000100001101000001010 ;
romOut2 [ 5 ’ b10001 ]=6 ’ b001001 ;
romOut1 [ 5 ’ b10010 ]=24 ’ b100011110001001100011101 ;
romOut2 [ 5 ’ b10010 ]=6 ’ b001001 ;
romOut1 [ 5 ’ b10011 ]=24 ’ b110100101110110010001111 ;
romOut2 [ 5 ’ b10011 ]=6 ’ b001010 ;
romOut1 [ 5 ’ b10100 ]=24 ’ b100110110111100110000000 ;
romOut2 [ 5 ’ b10100 ]=6 ’ b001010 ;
romOut1 [ 5 ’ b10101 ]=24 ’ b111001010011010001010000 ;
romOut2 [ 5 ’ b10101 ]=6 ’ b001011 ;
romOut1 [ 5 ’ b10110 ]=24 ’ b101010001111001100000001 ;
romOut2 [ 5 ’ b10110 ]=6 ’ b001011 ;
romOut1 [ 5 ’ b10111 ]=24 ’ b111110010001000110100111 ;
romOut2 [ 5 ’ b10111 ]=6 ’ b001100 ;
romOut1 [ 5 ’ b11000 ]=24 ’ b101101111001011101111000 ;
romOut2 [ 5 ’ b11000 ]=6 ’ b001100 ;
romOut1 [ 5 ’ b11001 ]=24 ’ b100001110101001111011101 ;
romOut2 [ 5 ’ b11001 ]=6 ’ b001100 ;
romOut1 [ 5 ’ b11010 ]=24 ’ b110001111000000011001101 ;
romOut2 [ 5 ’ b11010 ]=6 ’ b001101 ;
romOut1 [ 5 ’ b11011 ]=24 ’ b100100110000111001011101 ;
romOut2 [ 5 ’ b11011 ]=6 ’ b001101 ;
romOut1 [ 5 ’ b11100 ]=24 ’ b110110001100101100101001 ;
romOut2 [ 5 ’ b11100 ]=6 ’ b001110 ;
romOut1 [ 5 ’ b11101 ]=24 ’ b100111111100110100010110 ;
romOut2 [ 5 ’ b11101 ]=6 ’ b001110 ;
romOut1 [ 5 ’ b11110 ]=24 ’ b111010111001010100100101 ;
romOut2 [ 5 ’ b11110 ]=6 ’ b001111 ;
romOut1 [ 5 ’ b11111 ]=24 ’ b101011011010011010010101 ;
romOut2 [ 5 ’ b11111 ]=6 ’ b001111 ;
end
‘ e n d i f
a lways @( i d )
begin
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‘ i f d e f DC
romOut1 [ 5 ’ b00000 ]=24 ’ b100000000000000000000000 ;
romOut2 [ 5 ’ b00000 ]=6 ’ b001111 ;
romOut1 [ 5 ’ b00001 ]=24 ’ b101111001011001101011100 ;
romOut2 [ 5 ’ b00001 ]=6 ’ b010000 ;
romOut1 [ 5 ’ b00010 ]=24 ’ b100010110001011111101101 ;
romOut2 [ 5 ’ b00010 ]=6 ’ b010000 ;
romOut1 [ 5 ’ b00011 ]=24 ’ b110011010000111000001011 ;
romOut2 [ 5 ’ b00011 ]=6 ’ b010001 ;
romOut1 [ 5 ’ b00100 ]=24 ’ b100101110010010111111011 ;
romOut2 [ 5 ’ b00100 ]=6 ’ b010001 ;
romOut1 [ 5 ’ b00101 ]=24 ’ b110111101101001110010101 ;
romOut2 [ 5 ’ b00101 ]=6 ’ b010010 ;
romOut1 [ 5 ’ b00110 ]=24 ’ b101001000011111101111111 ;
romOut2 [ 5 ’ b00110 ]=6 ’ b010010 ;
romOut1 [ 5 ’ b00111 ]=24 ’ b111100100010001101101010 ;
romOut2 [ 5 ’ b00111 ]=6 ’ b010011 ;
romOut1 [ 5 ’ b01000 ]=24 ’ b101100100111101110101000 ;
romOut2 [ 5 ’ b01000 ]=6 ’ b010011 ;
romOut1 [ 5 ’ b01001 ]=24 ’ b100000111000111111011100 ;
romOut2 [ 5 ’ b01001 ]=6 ’ b010011 ;
romOut1 [ 5 ’ b01010 ]=24 ’ b110000011111001110100101 ;
romOut2 [ 5 ’ b01010 ]=6 ’ b010100 ;
romOut1 [ 5 ’ b01011 ]=24 ’ b100011101111011011010000 ;
romOut2 [ 5 ’ b01011 ]=6 ’ b010100 ;
romOut1 [ 5 ’ b01100 ]=24 ’ b110100101100001011010110 ;
romOut2 [ 5 ’ b01100 ]=6 ’ b010101 ;
romOut1 [ 5 ’ b01101 ]=24 ’ b100110110101101010111111 ;
romOut2 [ 5 ’ b01101 ]=6 ’ b010101 ;
romOut1 [ 5 ’ b01110 ]=24 ’ b111001010000011011111010 ;
romOut2 [ 5 ’ b01110 ]=6 ’ b010110 ;
romOut1 [ 5 ’ b01111 ]=24 ’ b101010001101000110010110 ;
romOut2 [ 5 ’ b01111 ]=6 ’ b010110 ;
romOut1 [ 5 ’ b10000 ]=24 ’ b000000000000000000000000 ;
romOut2 [ 5 ’ b10000 ]=6 ’ b001111 ;
romOut1 [ 5 ’ b10001 ]=24 ’ b110000100001101000001010 ;
romOut2 [ 5 ’ b10001 ]=6 ’ b001001 ;
romOut1 [ 5 ’ b10010 ]=24 ’ b100011110001001100011101 ;
romOut2 [ 5 ’ b10010 ]=6 ’ b001001 ;
romOut1 [ 5 ’ b10011 ]=24 ’ b110100101110110010001111 ;
romOut2 [ 5 ’ b10011 ]=6 ’ b001010 ;
romOut1 [ 5 ’ b10100 ]=24 ’ b100110110111100110000000 ;
romOut2 [ 5 ’ b10100 ]=6 ’ b001010 ;
romOut1 [ 5 ’ b10101 ]=24 ’ b111001010011010001010000 ;
romOut2 [ 5 ’ b10101 ]=6 ’ b001011 ;
romOut1 [ 5 ’ b10110 ]=24 ’ b101010001111001100000001 ;
romOut2 [ 5 ’ b10110 ]=6 ’ b001011 ;
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romOut1 [ 5 ’ b10111 ]=24 ’ b111110010001000110100111 ;
romOut2 [ 5 ’ b10111 ]=6 ’ b001100 ;
romOut1 [ 5 ’ b11000 ]=24 ’ b101101111001011101111000 ;
romOut2 [ 5 ’ b11000 ]=6 ’ b001100 ;
romOut1 [ 5 ’ b11001 ]=24 ’ b100001110101001111011101 ;
romOut2 [ 5 ’ b11001 ]=6 ’ b001100 ;
romOut1 [ 5 ’ b11010 ]=24 ’ b110001111000000011001101 ;
romOut2 [ 5 ’ b11010 ]=6 ’ b001101 ;
romOut1 [ 5 ’ b11011 ]=24 ’ b100100110000111001011101 ;
romOut2 [ 5 ’ b11011 ]=6 ’ b001101 ;
romOut1 [ 5 ’ b11100 ]=24 ’ b110110001100101100101001 ;
romOut2 [ 5 ’ b11100 ]=6 ’ b001110 ;
romOut1 [ 5 ’ b11101 ]=24 ’ b100111111100110100010110 ;
romOut2 [ 5 ’ b11101 ]=6 ’ b001110 ;
romOut1 [ 5 ’ b11110 ]=24 ’ b111010111001010100100101 ;
romOut2 [ 5 ’ b11110 ]=6 ’ b001111 ;
romOut1 [ 5 ’ b11111 ]=24 ’ b101011011010011010010101 ;
romOut2 [ 5 ’ b11111 ]=6 ’ b001111 ;
‘ e n d i f
o1 = romOut1 [ i d ] ;
o2 = romOut2 [ i d ] ;
end
endmodule





































A.2.5.5 24-bit Adder / Subtractor
In this module, the type of operands are converted to unsigned. Therefore, addition or
subtraction of unsigned values, are performed using the functions which have been defined
in the numeric bit package.
l i b r a r y i e e e ;
−−use i e e e . s t d l o g i c s i g n e d . a l l ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ,
work . n u m e r i c b i t . a l l ;
e n t i t y a d d e r s u b t r a c t o r 2 4 i s
port ( a , b : in s t d l o g i c v e c t o r ( 2 3 downto 0 ) ;
s : out s t d l o g i c v e c t o r ( 2 4 downto 0 ) ;
s ign1 , s i g n 2 : in s t d l o g i c ) ;
end e n t i t y a d d e r s u b t r a c t o r 2 4 ;
a r c h i t e c t u r e b e h a v i o r a l of a d d e r s u b t r a c t o r 2 4 i s
begin
b e h a v i o r : p r o c e s s ( a , b ) i s
v a r i a b l e s i g n : s t d l o g i c ;
v a r i a b l e e x t a : u n s i g n e d ( 2 4 downto 0 ) ;
v a r i a b l e e x t b : u n s i g n e d ( 2 4 downto 0 ) ;
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v a r i a b l e r e s u l t : u n s i g n e d ( 2 4 downto 0 ) ;
begin
−− t h e s i g n i s xor o f i n p u t s i g n s
s i g n : = s i g n 1 xor s i g n 2 ;
−− t h e operands are u n s i g n e d e x t e n d e d by one z e r o b i t
e x t a : = u n s i g n e d ( t o b i t v e c t o r ( ”0 ” & a ( 2 3 downto 0 ) ) ) ;
e x t b : = u n s i g n e d ( t o b i t v e c t o r ( ”0 ” & b ( 2 3 downto 0 ) ) ) ;
−− a d d i t i o n or s u b t r a c t i o n i s done based on t h e computed s i g n
i f s i g n = ’ 1 ’ then
r e s u l t : = e x t a − e x t b ;
e l s e
r e s u l t : = e x t a + e x t b ;
end i f ;
s <= t o x 0 1 ( b i t v e c t o r ( r e s u l t ) ) ;
end p r o c e s s b e h a v i o r ;
end a r c h i t e c t u r e b e h a v i o r a l ;
A.2.5.6 25-bit Adder / Subtractor
The only difference with the previous module is the size of operands and result.
l i b r a r y i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ,
work . n u m e r i c b i t . a l l ;
e n t i t y a d d e r s u b t r a c t o r 2 5 i s
port ( a , b : in s t d l o g i c v e c t o r ( 2 4 downto 0 ) ;
s : out s t d l o g i c v e c t o r ( 2 5 downto 0 ) ;
s ign1 , s i g n 2 : in s t d l o g i c ) ;
end e n t i t y a d d e r s u b t r a c t o r 2 5 ;
a r c h i t e c t u r e b e h a v i o r a l of a d d e r s u b t r a c t o r 2 5 i s
begin
b e h a v i o r : p r o c e s s ( a , b ) i s
v a r i a b l e s i g n : s t d l o g i c ;
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v a r i a b l e e x t a : u n s i g n e d ( 2 5 downto 0 ) ;
v a r i a b l e e x t b : u n s i g n e d ( 2 5 downto 0 ) ;
v a r i a b l e r e s u l t : u n s i g n e d ( 2 5 downto 0 ) ;
begin
−− t h e s i g n i s xor o f i n p u t s i g n s
s i g n : = s i g n 1 xor s i g n 2 ;
−− t h e operands are s i g n e d e x t e n d e d by one b i t
e x t a : = u n s i g n e d ( t o b i t v e c t o r ( a ( 2 4 ) & a ( 2 4 downto 0 ) ) ) ;
e x t b : = u n s i g n e d ( t o b i t v e c t o r ( b ( 2 4 ) & b ( 2 4 downto 0 ) ) ) ;
−− a d d i t i o n or s u b t r a c t i o n i s done based on t h e computed s i g n
i f s i g n = ’ 1 ’ then
r e s u l t : = e x t a − e x t b ;
e l s e
r e s u l t : = e x t a + e x t b ;
end i f ;
s <= t o x 0 1 ( b i t v e c t o r ( r e s u l t ) ) ;
end p r o c e s s b e h a v i o r ;
end a r c h i t e c t u r e b e h a v i o r a l ;
The consecutive subsections include the HDL codes of all other components of MAC
unit.
A.2.5.7 18-bit Adder / Subtractor
There are two 18-bit adder / subtracter in the MAC design. They add the output of multi-
plier channels. This module also shifts the output of higher order channel by 16 bits.
l i b r a r y i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ,
work . n u m e r i c b i t . a l l ;
e n t i t y a d d e r s u b t r a c t o r 1 8 i s
port ( a , b : in s t d l o g i c v e c t o r ( 1 7 downto 0 ) ;
s : out s t d l o g i c v e c t o r ( 3 3 downto 0 ) ;
s ign1 , s i g n 2 : in s t d l o g i c ) ;
end e n t i t y a d d e r s u b t r a c t o r 1 8 ;
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a r c h i t e c t u r e b e h a v i o r a l of a d d e r s u b t r a c t o r 1 8 i s
begin
b e h a v i o r : p r o c e s s ( a , b ) i s
v a r i a b l e s i g n : s t d l o g i c ;
v a r i a b l e e x t a : u n s i g n e d ( 3 3 downto 0 ) ;
v a r i a b l e e x t b : u n s i g n e d ( 3 3 downto 0 ) ;
v a r i a b l e r e s u l t : u n s i g n e d ( 3 3 downto 0 ) ;
begin
−− t h e s i g n i s xor o f i n p u t s i g n s
s i g n : = s i g n 1 xor s i g n 2 ;
−− t h e operands are s i g n e d e x t e n d e d by one b i t
e x t a : = u n s i g n e d ( t o b i t v e c t o r ( a ( 1 7 ) & a ( 1 7 ) & a ( 1 7 ) & a ( 1 7 ) & a ( 1 7 )
& a ( 1 7 ) & a ( 1 7 ) & a ( 1 7 ) & a ( 1 7 ) & a ( 1 7 ) & a ( 1 7 ) & a ( 1 7 ) & a ( 1 7 )
& a ( 1 7 ) & a ( 1 7 ) & a ( 1 7 ) & a ( 1 7 downto 0 ) ) ) ;
e x t b : = u n s i g n e d ( t o b i t v e c t o r ( b ( 1 7 downto 0 ) & ” 0000000000000000” ) ) ;
−− a d d i t i o n or s u b t r a c t i o n i s done based on t h e computed s i g n
i f s i g n = ’ 1 ’ then
r e s u l t : = e x t a − e x t b ;
e l s e
r e s u l t : = e x t a + e x t b ;
end i f ;
s <= t o x 0 1 ( b i t v e c t o r ( r e s u l t ) ) ;
end p r o c e s s b e h a v i o r ;
end a r c h i t e c t u r e b e h a v i o r a l ;
A.2.5.8 34-bit Adder / Subtractor
This adder operates on the output of two 18-bit adders. Again, it shifts the output of higher
order partial product by 16 bits.
l i b r a r y i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ,
work . n u m e r i c b i t . a l l ;
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e n t i t y a d d e r s u b t r a c t o r 3 4 i s
port ( a , b : in s t d l o g i c v e c t o r ( 3 3 downto 0 ) ;
s : out s t d l o g i c v e c t o r ( 4 9 downto 0 ) ;
s ign1 , s i g n 2 : in s t d l o g i c ) ;
end e n t i t y a d d e r s u b t r a c t o r 3 4 ;
a r c h i t e c t u r e b e h a v i o r a l of a d d e r s u b t r a c t o r 3 4 i s
begin
b e h a v i o r : p r o c e s s ( a , b ) i s
v a r i a b l e s i g n : s t d l o g i c ;
v a r i a b l e e x t a : u n s i g n e d ( 4 9 downto 0 ) ;
v a r i a b l e e x t b : u n s i g n e d ( 4 9 downto 0 ) ;
v a r i a b l e r e s u l t : u n s i g n e d ( 4 9 downto 0 ) ;
begin
−− t h e s i g n i s xor o f i n p u t s i g n s
s i g n : = s i g n 1 xor s i g n 2 ;
−− t h e operands are s i g n e d e x t e n d e d and s h i f t e d
e x t a : = u n s i g n e d ( t o b i t v e c t o r ( a ( 3 3 ) & a ( 3 3 ) & a ( 3 3 ) & a ( 3 3 ) & a ( 3 3 )
& a ( 3 3 ) & a ( 3 3 ) & a ( 3 3 ) & a ( 3 3 ) & a ( 3 3 ) & a ( 3 3 ) & a ( 3 3 ) & a ( 3 3 )
& a ( 3 3 ) & a ( 3 3 ) & a ( 3 3 ) & a ( 3 3 downto 0 ) ) ) ;
e x t b : = u n s i g n e d ( t o b i t v e c t o r ( b ( 3 3 downto 0 ) & ” 0000000000000000” ) )
;
−− a d d i t i o n or s u b t r a c t i o n i s done based on t h e computed s i g n
i f s i g n = ’ 1 ’ then
r e s u l t : = e x t a − e x t b ;
e l s e
r e s u l t : = e x t a + e x t b ;
end i f ;
s <= t o x 0 1 ( b i t v e c t o r ( r e s u l t ) ) ;
end p r o c e s s b e h a v i o r ;
end a r c h i t e c t u r e b e h a v i o r a l ;
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A.2.5.9 50-bit Adder / Subtractor
This module accumulates the final product of MAC unit in a filtering iteration.
l i b r a r y i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ,
work . n u m e r i c b i t . a l l ;
e n t i t y a d d e r s u b t r a c t o r 5 0 i s
port ( a : in s t d l o g i c v e c t o r ( 4 9 downto 0 ) ;
b : in s t d l o g i c v e c t o r ( 5 1 downto 0 ) ;
s : out s t d l o g i c v e c t o r ( 5 1 downto 0 ) ;
s i g n 1 : in s t d l o g i c ) ;
end e n t i t y a d d e r s u b t r a c t o r 5 0 ;
a r c h i t e c t u r e b e h a v i o r a l of a d d e r s u b t r a c t o r 5 0 i s
begin
b e h a v i o r : p r o c e s s ( a , b ) i s
v a r i a b l e s i g n : s t d l o g i c ;
v a r i a b l e e x t a : u n s i g n e d ( 5 1 downto 0 ) ;
v a r i a b l e e x t b : u n s i g n e d ( 5 1 downto 0 ) ;
v a r i a b l e r e s u l t : u n s i g n e d ( 5 1 downto 0 ) ;
begin
−− t h e s i g n i s d e t e r m i n e d by i n p u t s i g n
s i g n : = s i g n 1 ;
−− t h i s operand i s s i g n e d e x t e n d e d by two b i t s
e x t a : = u n s i g n e d ( t o b i t v e c t o r ( a ( 4 9 ) & a ( 4 9 ) & a ( 4 9 downto 0 ) ) ) ;
−− t h i s operand does n o t need t o be e x t e n d e d
e x t b : = u n s i g n e d ( t o b i t v e c t o r ( b ( 5 1 downto 0 ) ) ) ;
−− a d d i t i o n or s u b t r a c t i o n i s done based on t h e s i g n
i f s i g n = ’ 1 ’ then
r e s u l t : = e x t b − e x t a ;
e l s e
r e s u l t : = e x t b + e x t a ;
end i f ;
s <= t o x 0 1 ( b i t v e c t o r ( r e s u l t ) ) ;
end p r o c e s s b e h a v i o r ;
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end a r c h i t e c t u r e b e h a v i o r a l ;
A.2.5.10 Accumulator Register
This register should be cleared whenever a MAC operation commences.
l i b r a r y i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
e n t i t y a c c u m u l a t o r r e g p i s
port ( c l k : in s t d l o g i c ;
c l r : in s t d l o g i c ;
d : in s t d l o g i c v e c t o r ( 5 1 downto 0 ) ;
q : out s t d l o g i c v e c t o r ( 5 1 downto 0 ) ) ;
end e n t i t y a c c u m u l a t o r r e g p ;
a r c h i t e c t u r e b e h a v i o r a l of a c c u m u l a t o r r e g p i s
begin
−− when r e g i s t e r i s c l e a r e d t h e o u t p u t i s z e r o
b e h a v i o r : p r o c e s s ( c l k ) i s
begin
i f r i s i n g e d g e ( c l k ) then
i f To X01 ( c l r ) = ’ 1 ’ then
q <= ( o t h e r s = > ’0 ’ ) ;
e l s e
q <= d ;
end i f ;
end i f ;
end p r o c e s s b e h a v i o r ;
end a r c h i t e c t u r e b e h a v i o r a l ;
A.2.6 The Controller
The VHDL code for this unit, realizes a complicated state machine. This file is well docu-
mented to be self explanatory.
l i b r a r y i e e e ;
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use i e e e . s t d l o g i c 1 1 6 4 . a l l ,
i e e e . s t d l o g i c u n s i g n e d . a l l ;
use work . n u m e r i c b i t . a l l ;
e n t i t y c o n t r o l l e r i s
port ( c l k : in s t d l o g i c ;
r e s e t : in s t d l o g i c ;
i r m e m e n a b l e : out s t d l o g i c ;
mem wri te en : out s t d l o g i c ;
mem enable : out s t d l o g i c ;
t o p m a c c l r : out s t d l o g i c ;
b t c r e s e t l o w : out s t d l o g i c ;
b t c r e a d y l o w : in s t d l o g i c ;
b t c a c t i v a t e l o w : out s t d l o g i c ;
b t c r e s e t h i g h : out s t d l o g i c ;
b t c r e a d y h i g h : in s t d l o g i c ;
b t c a c t i v a t e h i g h : out s t d l o g i c ;
i n r e g e n a b l e : out s t d l o g i c ;
i n r e g o u t e n : out s t d l o g i c ;
o u t r e g e n a b l e : out s t d l o g i c ;
c t r l m e m a : out s t d l o g i c v e c t o r ( 9 downto 0 ) ;
c t r l i r m e m a : out s t d l o g i c v e c t o r ( 9 downto 0 ) ) ;
end e n t i t y c o n t r o l l e r ;
a r c h i t e c t u r e b e h a v i o r of c o n t r o l l e r i s
type s t a t e t y p e i s ( s0 , S1 , S2 , S3 , S4 , S4 a , S5 , S6 , S7 ) ;
s i g n a l s t a t e : s t a t e t y p e ;
begin
s e q u e n c e r : p r o c e s s ( c lk , r e s e t ) i s
v a r i a b l e f i l t e r t a p : u n s i g n e d ( 6 downto 0 ) ;
v a r i a b l e f i l t e r o r d e r : u n s i g n e d ( 6 downto 0 ) ;
v a r i a b l e f i r s t h a l f : b i t ;
v a r i a b l e c o e f a d d r e s s : u n s i g n e d ( 9 downto 0 ) ;
v a r i a b l e c o e f e n d a d d r e s s : u n s i g n e d ( 9 downto 0 ) ;
v a r i a b l e t o p c o e f a d d r e s s : u n s i g n e d ( 6 downto 0 ) ;
v a r i a b l e f i l t d a t a a d d r e s s : s t d l o g i c v e c t o r ( 9 downto 0 ) ;
v a r i a b l e f i l t c o e f a d d r e s s : s t d l o g i c v e c t o r ( 9 downto 0 ) ;
v a r i a b l e f i l t d a t a s t a r t : s t d l o g i c v e c t o r ( 9 downto 0 ) ;
v a r i a b l e f i l t d a t a e n d : s t d l o g i c v e c t o r ( 9 downto 0 ) ;
v a r i a b l e c u r r e n t d a t a a d d r e s s : s t d l o g i c v e c t o r ( 9 downto 0 ) ;
−− s e t s a d d r e s s e s f o r da ta and c o e f f i c i e n t memories
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procedure d o E X s e t t i n g s i s
begin
f i l t e r o r d e r : = B” 1001010 ” ;
−− w r i t e s a d d r e s s e s i n t o v a r i a b l e s
c u r r e n t d a t a a d d r e s s : = B” 0001001001” ;
f i l t c o e f a d d r e s s : = B” 0000000000” ;
f i l t d a t a s t a r t : = B” 0000000000” ;
f i l t d a t a e n d : = B” 1111111111” ;
end procedure d o E X s e t t i n g s ;
−− r e a d s e x t e r n a l da ta i n t o i n p u t r e g i s t e r
procedure d o E X i n p u t 1 i s
begin
−− i n p u t r e g i s t e r i s e n a b l e d t o r e c e i v e da ta
i n r e g e n a b l e <= ’ 1 ’ ;
end procedure d o E X i n p u t 1 ;
−− r e s e t s c o n t r o l s i g n a l
procedure d o E X i n p u t 2 i s
begin
i n r e g e n a b l e <= ’ 0 ’ ;
end procedure d o E X i n p u t 2 ;
−− p e r f o r m s b i n a r y / 2 DLNS c o n v e r s i o n
procedure d o E X b t c o n v e r t 1 i s
begin
−− r e a d s b i n a r y da ta from r e g i s t e r
i n r e g o u t e n <= ’ 1 ’ ;
−− a c t i v a t e s c o n v e r t e r s
b t c r e s e t l o w <= ’ 0 ’ ;
b t c a c t i v a t e l o w <= ’ 1 ’ ;
b t c r e s e t h i g h <= ’ 0 ’ ;
b t c a c t i v a t e h i g h <= ’ 1 ’ ;
c u r r e n t d a t a a d d r e s s : = c u r r e n t d a t a a d d r e s s + 1 ;
c t r l m e m a <= c u r r e n t d a t a a d d r e s s ;
end procedure d o E X b t c o n v e r t 1 ;
−− p r e p a r e s d e s t i n a t i o n memory
procedure d o E X b t c o n v e r t 2 i s
begin
i n r e g o u t e n <= ’ 0 ’ ;
b t c a c t i v a t e l o w <= ’0 ’ ;
b t c a c t i v a t e h i g h <= ’0 ’ ;
mem wri te en <= ’ 1 ’ ;
mem enable <= ’ 1 ’ ;
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end procedure d o E X b t c o n v e r t 2 ;
−− d i s a b l e s memory and r e s e t s c o n t r o l s i g n a l s
procedure d o E X b t c o n v e r t 3 i s
begin
mem wri te en <= ’ 0 ’ ;
mem enable <= ’ 0 ’ ;
c t r l m e m a <= ”ZZZZZZZZZZ” ;
b t c r e s e t l o w <= ’ 1 ’ ;
b t c r e s e t h i g h <= ’ 1 ’ ;
end procedure d o E X b t c o n v e r t 3 ;
−− s p e c i f i e s a d d r e s s e s f o r f i l t e r i n g
procedure d o E X f i l t s t a r t i s
begin
−− w r i t e s a d d r e s s e s i n t o v a r i a b l e s
f i l t d a t a a d d r e s s : = c u r r e n t d a t a a d d r e s s ;
−− e n a b l e s bo th memories
i r m e m e n a b l e <= ’ 1 ’ ;
mem enable <= ’ 1 ’ ;
−− d e t e r m i n e s t h e c o e f f i c i e n t s ’ a d d r e s s range
c o e f a d d r e s s : = u n s i g n e d ( t o b i t v e c t o r ( f i l t c o e f a d d r e s s ) ) ;
t o p c o e f a d d r e s s : = f i l t e r o r d e r s r l 1 ;
c o e f e n d a d d r e s s : = c o e f a d d r e s s + t o p c o e f a d d r e s s ;
f i l t e r t a p : = B” 0000000 ” ;
f i r s t h a l f : = ’ 1 ’ ;
−− a d d r e s s e s memories
c t r l m e m a <= f i l t d a t a a d d r e s s ;
c t r l i r m e m a <= t o x 0 1 ( b i t v e c t o r ( c o e f a d d r e s s ) ) ;
end procedure d o E X f i l t s t a r t ;
−− p e r f o r m s MAC o p e r a t i o n s
procedure d o E X f i l t m a c i s
begin
−− one MAC o p e r a t i o n i s per formed
t o p m a c c l r <= ’ 0 ’ ;
f i l t e r t a p : = f i l t e r t a p + 1 ;
−− s p e c i f i e s t h e n e x t c o e f f i c i e n t a d d r e s s
i f c o e f a d d r e s s < c o e f e n d a d d r e s s then
i f f i r s t h a l f = ’ 1 ’ then
c o e f a d d r e s s : = c o e f a d d r e s s + 1 ;
e l s e
c o e f a d d r e s s : = c o e f a d d r e s s − 1 ;
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end i f ;
e l s e
c o e f a d d r e s s : = c o e f a d d r e s s − 1 ;
f i r s t h a l f : = ’ 0 ’ ;
end i f ;
−− d e t e r m i n e s t h e n e x t da ta a d d r e s s
f i l t d a t a a d d r e s s : = f i l t d a t a a d d r e s s − 1 ;
i f f i l t d a t a a d d r e s s = f i l t d a t a s t a r t − 1 then
f i l t d a t a a d d r e s s : = f i l t d a t a e n d ;
end i f ;
−− a d d r e s s e s memories
c t r l m e m a <= f i l t d a t a a d d r e s s ;
c t r l i r m e m a <= t o x 0 1 ( b i t v e c t o r ( c o e f a d d r e s s ) ) ;
end procedure d o E X f i l t m a c ;
−− p e r f o r m s t h e l a s t i t e r a t i o n o f MAC o p e r a t i o n
procedure d o E X f i l t l a s t i s
begin
−− The o u t p u t r e g i s t e r i s w r i t t e n
o u t r e g e n a b l e <= ’ 1 ’ ;
−− memories are d i s a b l e d
i r m e m e n a b l e <= ’ 0 ’ ;
mem enable <= ’ 0 ’ ;
c t r l m e m a <= ”ZZZZZZZZZZ” ;
c t r l i r m e m a <= ”ZZZZZZZZZZ” ;
end procedure d o E X f i l t l a s t ;
−− a l l c o n t r o l s i g n a l s are r e s e t t o t h e i r d e f a u l t s
procedure d o E X f i l t o u t i s
begin
o u t r e g e n a b l e <= ’ 0 ’ ;
t o p m a c c l r <= ’ 1 ’ ;
end procedure d o E X f i l t o u t ;
begin −− s e q u e n c e r
i f r e s e t = ’ 1 ’ then
−− i n i t i a l i z e a l l c o n t r o l s i g n a l s
i r m e m e n a b l e <= ’ 0 ’ ;
mem wri te en <= ’ 0 ’ ;
mem enable <= ’ 0 ’ ;
c t r l m e m a <= ”ZZZZZZZZZZ” ;
t o p m a c c l r <= ’1 ’ ;
b t c r e s e t l o w <= ’1 ’ ;
b t c a c t i v a t e l o w <= ’0 ’ ;
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b t c r e s e t h i g h <= ’1 ’ ;
b t c a c t i v a t e h i g h <= ’0 ’ ;
i n r e g e n a b l e <= ’0 ’ ;
i n r e g o u t e n <= ’0 ’ ;
o u t r e g e n a b l e <= ’0 ’ ;
c t r l i r m e m a <= ”ZZZZZZZZZZ” ;
s t a t e <= s0 ;
e l s i f r i s i n g e d g e ( c l k ) then
−− c o n t r o l loop
case s t a t e i s
when s0 => d o E X s e t t i n g s ;
s t a t e <= s1 ;
when s1 => d o E X i n p u t 1 ;
s t a t e <= s2 ;
when s2 => d o E X i n p u t 2 ;
s t a t e <= s3 ;
when s3 => d o E X b t c o n v e r t 1 ;
s t a t e <= s4 ;
when s4 => d o E X b t c o n v e r t 2 ;
s t a t e <= s 4 a ;
when s 4 a =>−− remains here w h i l e c o n v e r s i o n i s i n p r o c e s s
i f ( b t c r e a d y l o w and b t c r e a d y h i g h ) = ’ 1 ’
then
d o E X b t c o n v e r t 3 ;
s t a t e <= s5 ;
e l s e
s t a t e <= s 4 a ;
end i f ;
when s5 => d o E X f i l t s t a r t ;
s t a t e <= s6 ;
when s6 => d o E X f i l t m a c ;
−− MAC o p e r a t i o n c o n t i n u e s f o r a l l
c o e f f i c i e n t s
i f f i l t e r t a p < f i l t e r o r d e r then
s t a t e <= s6 ;
e l s e
d o E X f i l t l a s t ;
s t a t e <= s7 ;
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end i f ;
when s7 => d o E x f i l t o u t ;
s t a t e <= s1 ;
when o t h e r s => n u l l ;
s t a t e <= s1 ;
end case ;
end i f ;
end p r o c e s s s e q u e n c e r ;
end a r c h i t e c t u r e b e h a v i o r ;
A.3 The Filter Test
This section contains the VHDL files of Filter test bench module and its components.
A.3.1 The Filter Test Bench
This code is the top module of test bench model. The test bench includes instances of the
Filter, the coefficients and data memories, the clock generator, and the input data reader.
l i b r a r y i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ,
i e e e . s t d l o g i c t e x t i o . a l l ;
l i b r a r y work ;
use work . n u m e r i c b i t . a l l ;
use s t d . t e x t i o . a l l ;
e n t i t y f i l t e r t e s t i s
end e n t i t y f i l t e r t e s t ;
a r c h i t e c t u r e bench of f i l t e r t e s t i s
−− The I n p u t Data Reader
151
A. HARDWARE DESCRIPTION CODES
component i n p u t g e n i s
port ( c l k : in s t d l o g i c ;
d a t a i n : out s t d l o g i c v e c t o r ( 3 1 downto 0 ) ;
o u t e n : in s t d l o g i c ) ;
end component i n p u t g e n ;
−− The Clock Genera tor
component c l o c k g e n i s
g e n e r i c ( Tclk : d e l a y l e n g t h : = 2 0 ns ) ;
port ( c l k : out s t d l o g i c ;
r e s e t : out s t d l o g i c ) ;
end component c l o c k g e n ;
−− The I n s t r u c t i o n Memory
component memory i s
g e n e r i c ( mem size : p o s i t i v e : = 1 0 2 4 ;
T a c f i r s t : d e l a y l e n g t h : = 7 0 ns ;
T p d c l k o u t : d e l a y l e n g t h : = 2 ns ) ;
port ( c l k : in s t d l o g i c ;
a : in s t d l o g i c v e c t o r ( 9 downto 0 ) ;
d : out s t d l o g i c v e c t o r ( 3 9 downto 0 ) ;
i r m e m e n a b l e : in s t d l o g i c ) ;
end component memory ;
−− The Data Memory
component data memory i s
g e n e r i c ( d a t a m e m o r y s i z e : p o s i t i v e : = 1 0 2 4 ) ;
port ( c l k : in s t d l o g i c ;
mem a : in s t d l o g i c v e c t o r ( 9 downto 0 ) ;
mem d in : in s t d l o g i c v e c t o r ( 4 7 downto 0 ) ;
mem d out : out s t d l o g i c v e c t o r ( 4 7 downto 0 ) ;
mem wri te en : in s t d l o g i c ;
mem enable : in s t d l o g i c ) ;
end component data memory ;
−− The F i l t e r
component f i l t e r i s
port ( c l k : in s t d l o g i c ;
r e s e t : in s t d l o g i c ;
i n p u t d a t a : in s t d l o g i c v e c t o r ( 3 1 downto 0 ) ;
o u t p u t d a t a : out s t d l o g i c v e c t o r ( 5 1 downto 0 ) ;
a : out s t d l o g i c v e c t o r ( 9 downto 0 ) ;
d : in s t d l o g i c v e c t o r ( 3 9 downto 0 ) ;
i r m e m e n a b l e : out s t d l o g i c ;
mem a : out s t d l o g i c v e c t o r ( 9 downto 0 ) ;
mem d out : in s t d l o g i c v e c t o r ( 4 7 downto 0 ) ;
mem d in : out s t d l o g i c v e c t o r ( 4 7 downto 0 ) ;
mem wri te en : out s t d l o g i c ;
o u t p u t e n a b l e : out s t d l o g i c ;
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mem enable : out s t d l o g i c ) ;
end component f i l t e r ;
s i g n a l c l k : s t d l o g i c ;
s i g n a l r e s e t : s t d l o g i c ;
s i g n a l a : s t d l o g i c v e c t o r ( 9 downto 0 ) ;
s i g n a l d : s t d l o g i c v e c t o r ( 3 9 downto 0 ) ;
s i g n a l i r m e m e n a b l e : s t d l o g i c ;
s i g n a l mem a : s t d l o g i c v e c t o r ( 9 downto 0 ) ;
s i g n a l mem d in : s t d l o g i c v e c t o r ( 4 7 downto 0 ) ;
s i g n a l mem d out : s t d l o g i c v e c t o r ( 4 7 downto 0 ) ;
s i g n a l mem enable , mem wri te en : s t d l o g i c ;
s i g n a l d a t a i n : s t d l o g i c v e c t o r ( 3 1 downto 0 ) ;
s i g n a l d a t a o u t : s t d l o g i c v e c t o r ( 5 1 downto 0 ) ;
s i g n a l o u t e n : s t d l o g i c ;
s i g n a l d a t a i n e n : s t d l o g i c : = ’ 0 ’ ;
begin
−− The component i n s t a n t i a t i o n s
i n p u t : component i n p u t g e n
port map ( c l k = > c lk , d a t a i n = > d a t a i n , o u t e n = > d a t a i n e n ) ;
cg : component c l o c k g e n
port map ( c l k = > c lk , r e s e t = > r e s e t ) ;
mem : component memory
port map ( c l k = > c lk ,
a = > a , d = > d ,
i r m e m e n a b l e = > i r m e m e n a b l e ) ;
data mem : component data memory
port map ( c l k = > c lk ,
mem a = > mem a ,
mem d in = > mem d in ,
mem d out = > mem d out ,
mem wri te en = > mem wri te en ,
mem enable = > mem enable ) ;
p roc : component f i l t e r
port map ( c l k = > c lk ,
r e s e t = > r e s e t ,
i n p u t d a t a = > d a t a i n ,
o u t p u t d a t a = > d a t a o u t ,
a = > a ,
d = > d ,
i r m e m e n a b l e = > i r mem enab le ,
mem a = > mem a ,
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mem d in = > mem d in ,
mem d out = > mem d out ,
mem wri te en = > mem wri te en ,
o u t p u t e n a b l e = > o u t e n ,
mem enable = > mem enable ) ;
−− t h i s p r o c e s s w r i t e s t h e o u t p u t i n t o a f i l e
w r i t e o u t p u t : p r o c e s s ( c l k )
f i l e o u t p u t f i l e : t e x t open wri t e mode i s ” f i l t e r o u t p u t ” ;
v a r i a b l e l i n e o u t : l i n e ;
begin
i f r i s i n g e d g e ( c l k ) then
−− w r i t e s t h e o u t p u t when o u t p u t i s e n a b l e d
i f o u t e n = ’ 1 ’ then
w r i t e ( l i n e o u t , d a t a o u t ) ;
w r i t e l i n e ( o u t p u t f i l e , l i n e o u t ) ;
d a t a i n e n <= ’ 1 ’ ;
e l s e
d a t a i n e n <= ’0 ’ ;
end i f ;
end i f ;
end p r o c e s s w r i t e o u t p u t ;
end a r c h i t e c t u r e bench ;
A.3.2 The Test Bench Clock Generator
The VHDL code for this module, generates clock and reset signals for the Filter.
l i b r a r y i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
e n t i t y c l o c k g e n i s
g e n e r i c ( Tclk : d e l a y l e n g t h ) ;
port ( c l k : out s t d l o g i c ;
r e s e t : out s t d l o g i c ) ;
end e n t i t y c l o c k g e n ;
a r c h i t e c t u r e b e h a v i o r of c l o c k g e n i s
begin
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−− s e t s r e s e t p o r t o f t h e F i l t e r
r e s e t d r i v e r :
r e s e t <= ’ 1 ’ , ’ 0 ’ a f t e r 3 . 5 ∗ Tclk ;
−− g e n e r a t e s t h e c l o c k s i g n a l
c l o c k d r i v e r : p r o c e s s i s
begin
c l k <= ’0 ’ ;
wait f o r Tclk ;
loop
c l k <= ’ 1 ’ , ’ 0 ’ a f t e r Tclk / 2 ;
wait f o r Tclk ;
end loop ;
end p r o c e s s c l o c k d r i v e r ;
end a r c h i t e c t u r e b e h a v i o r ;
A.3.3 The Test Bench Coefficient Memory
This file shows the memory which is preloaded with the coefficients of the filter.
l i b r a r y i e e e ;
l i b r a r y work ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ,
work . n u m e r i c b i t . a l l ;
e n t i t y memory i s
g e n e r i c ( mem size : p o s i t i v e : = 1 0 2 4 ;
T a c f i r s t : d e l a y l e n g t h ;
T p d c l k o u t : d e l a y l e n g t h ) ;
port ( c l k : in s t d l o g i c ;
a : in s t d l o g i c v e c t o r ( 9 downto 0 ) ;
d : out s t d l o g i c v e c t o r ( 3 9 downto 0 ) ;
i r m e m e n a b l e : in s t d l o g i c ) ;
end e n t i t y memory ;
a r c h i t e c t u r e p r e l o a d e d of memory i s
begin
mem behavior : p r o c e s s i s
c o n s t a n t h i g h a d d r e s s : n a t u r a l : = mem size − 1 ;
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type memory array i s array ( n a t u r a l range <> ) of
u n s i g n e d ( 3 9 downto 0 ) ;
v a r i a b l e mem : memory array ( 0 to h i g h a d d r e s s )
: = ( o t h e r s = > X” 0000000000” ) ;
v a r i a b l e b y t e a d d r e s s , w o r d a d d r e s s : n a t u r a l ;
v a r i a b l e w r i t e a c c e s s : b o o l e a n ;
procedure l o a d i s
c o n s t a n t program : memory array










































mem( program ’ range ) : = program ;
end l o a d ;
begin
l o a d ;
−− i n i t i a l i z e o u t p u t s
d <= ”ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ” ;
−− p r o c e s s memory c y c l e s
loop
−− w a i t f o r a command , v a l i d on l e a d i n g edge o f c l k
wait on c l k u n t i l r i s i n g e d g e ( c l k ) ;
−− decode a d d r e s s and per form command i f s e l e c t e d
w o r d a d d r e s s : = t o i n t e g e r ( u n s i g n e d ( t o b i t v e c t o r ( a ) ) ) ;
i f w o r d a d d r e s s <= h i g h a d d r e s s then
i f ( i r m e m e n a b l e = ’ 1 ’ ) then
d <= To X01 ( b i t v e c t o r (mem( w o r d a d d r e s s ) ) ) ;
end i f ;
end i f ;
end loop ;
end p r o c e s s mem behavior ;
end a r c h i t e c t u r e p r e l o a d e d ;
A.3.4 The Test Bench Data Memory
The VHDL code for the data memory includes the input data samples. Since the order of
the filter is 74, the last 75 locations of memory before the incoming input data, is filled with
0. Therefore, it is guaranteed that for the first 75 iteration of MAC operations, no overflow
occurs, although they are not valid values and should be ignored.
l i b r a r y i e e e ;
l i b r a r y work ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ,
work . n u m e r i c b i t . a l l ;
e n t i t y data memory i s
157
A. HARDWARE DESCRIPTION CODES
g e n e r i c ( d a t a m e m o r y s i z e : p o s i t i v e : = 1 0 2 4 ) ;
port ( c l k : in s t d l o g i c ;
mem a : in s t d l o g i c v e c t o r ( 9 downto 0 ) ;
mem d in : in s t d l o g i c v e c t o r ( 4 7 downto 0 ) ;
mem d out : out s t d l o g i c v e c t o r ( 4 7 downto 0 ) ;
mem wri te en : in s t d l o g i c ;
mem enable : in s t d l o g i c ) ;
end e n t i t y data memory ;
a r c h i t e c t u r e b e h a v i o r of data memory i s
begin
d a t a m e m o r y b e h a v i o r : p r o c e s s i s
c o n s t a n t h i g h a d d r e s s : n a t u r a l : = d a t a m e m o r y s i z e − 1 ;
type d a t a m e m o r y a r r a y i s array ( n a t u r a l range <> ) of
s t d l o g i c v e c t o r ( 4 7 downto 0 ) ;
v a r i a b l e r o w a d d r e s s : n a t u r a l ;
v a r i a b l e w r i t e a c c e s s : b o o l e a n ;
v a r i a b l e data memory : d a t a m e m o r y a r r a y ( 0 to h i g h a d d r e s s )
: = ( o t h e r s = > X” 000000000000” ) ;
−− The f i l t e r b a n k i n p u t da ta are loaded i n t o memory
procedure l o a d i s
c o n s t a n t d a t a : d a t a m e m o r y a r r a y
: = ( B” 000000010000000000010000000000010000000000010000” , −− 0
B” 000000010000000000010000000000010000000000010000” , −− 1
B” 000000010000000000010000000000010000000000010000” , −− 2
B” 000000010000000000010000000000010000000000010000” , −− 3
B” 000000010000000000010000000000010000000000010000” , −− 4
B” 000000010000000000010000000000010000000000010000” , −− 5
B” 000000010000000000010000000000010000000000010000” , −− 6
B” 000000010000000000010000000000010000000000010000” , −− 7
B” 000000010000000000010000000000010000000000010000” , −− 8
B” 000000010000000000010000000000010000000000010000” , −− 9
B” 000000010000000000010000000000010000000000010000” , −− a
B” 000000010000000000010000000000010000000000010000” , −− b
B” 000000010000000000010000000000010000000000010000” , −− c
B” 000000010000000000010000000000010000000000010000” , −− d
B” 000000010000000000010000000000010000000000010000” , −− e
B” 000000010000000000010000000000010000000000010000” , −− f
B” 000000010000000000010000000000010000000000010000” , −− 1 0
B” 000000010000000000010000000000010000000000010000” , −− 1 1
B” 000000010000000000010000000000010000000000010000” , −− 1 2
B” 000000010000000000010000000000010000000000010000” , −− 1 3
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B” 000000010000000000010000000000010000000000010000” , −− 1 4
B” 000000010000000000010000000000010000000000010000” , −− 1 5
B” 000000010000000000010000000000010000000000010000” , −− 1 6
B” 000000010000000000010000000000010000000000010000” , −− 1 7
B” 000000010000000000010000000000010000000000010000” , −− 1 8
B” 000000010000000000010000000000010000000000010000” , −− 1 9
B” 000000010000000000010000000000010000000000010000” , −− 1 a
B” 000000010000000000010000000000010000000000010000” , −− 1 b
B” 000000010000000000010000000000010000000000010000” , −− 1 c
B” 000000010000000000010000000000010000000000010000” , −− 1 d
B” 000000010000000000010000000000010000000000010000” , −− 1 e
B” 000000010000000000010000000000010000000000010000” , −− 1 f
B” 000000010000000000010000000000010000000000010000” , −− 2 0
B” 000000010000000000010000000000010000000000010000” , −− 2 1
B” 000000010000000000010000000000010000000000010000” , −− 2 2
B” 000000010000000000010000000000010000000000010000” , −− 2 3
B” 000000010000000000010000000000010000000000010000” , −− 2 4
B” 000000010000000000010000000000010000000000010000” , −− 2 5
B” 000000010000000000010000000000010000000000010000” , −− 2 6
B” 000000010000000000010000000000010000000000010000” , −− 2 7
B” 000000010000000000010000000000010000000000010000” , −− 2 8
B” 000000010000000000010000000000010000000000010000” , −− 2 9
B” 000000010000000000010000000000010000000000010000” , −− 2 a
B” 000000010000000000010000000000010000000000010000” , −− 2 b
B” 000000010000000000010000000000010000000000010000” , −− 2 c
B” 000000010000000000010000000000010000000000010000” , −− 2 d
B” 000000010000000000010000000000010000000000010000” , −− 2 e
B” 000000010000000000010000000000010000000000010000” , −− 2 f
B” 000000010000000000010000000000010000000000010000” , −− 3 0
B” 000000010000000000010000000000010000000000010000” , −− 3 1
B” 000000010000000000010000000000010000000000010000” , −− 3 2
B” 000000010000000000010000000000010000000000010000” , −− 3 3
B” 000000010000000000010000000000010000000000010000” , −− 3 4
B” 000000010000000000010000000000010000000000010000” , −− 3 5
B” 000000010000000000010000000000010000000000010000” , −− 3 6
B” 000000010000000000010000000000010000000000010000” , −− 3 7
B” 000000010000000000010000000000010000000000010000” , −− 3 8
B” 000000010000000000010000000000010000000000010000” , −− 3 9
B” 000000010000000000010000000000010000000000010000” , −− 3 a
B” 000000010000000000010000000000010000000000010000” , −− 3 b
B” 000000010000000000010000000000010000000000010000” , −− 3 c
B” 000000010000000000010000000000010000000000010000” , −− 3 d
B” 000000010000000000010000000000010000000000010000” , −− 3 e
B” 000000010000000000010000000000010000000000010000” , −− 3 f
B” 000000010000000000010000000000010000000000010000” , −− 4 0
B” 000000010000000000010000000000010000000000010000” , −− 4 1
B” 000000010000000000010000000000010000000000010000” , −− 4 2
B” 000000010000000000010000000000010000000000010000” , −− 4 3
B” 000000010000000000010000000000010000000000010000” , −− 4 4
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B” 000000010000000000010000000000010000000000010000” , −− 4 5
B” 000000010000000000010000000000010000000000010000” , −− 4 6
B” 000000010000000000010000000000010000000000010000” , −− 4 7
B” 000000010000000000010000000000010000000000010000” , −− 4 8
B” 000000010000000000010000000000010000000000010000” −− 4 9
) ;
begin
data memory ( da ta ’ range ) : = d a t a ;
end l o a d ;
begin
l o a d ;
−− i n i t i a l i z e o u t p u t
mem d out <= ”ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ” ;
−− p r o c e s s memory c y c l e s
loop
−− w a i t f o r a read or w r i t e command , v a l i d on l e a d i n g edge o f c l k
wait on c l k u n t i l r i s i n g e d g e ( c l k ) ;
−− decode a d d r e s s and per form command i f s e l e c t e d
r o w a d d r e s s : = t o i n t e g e r ( u n s i g n e d ( t o b i t v e c t o r ( mem a ) ) ) ;
w r i t e a c c e s s : = mem wri te en = ’ 1 ’ ;
i f r o w a d d r e s s <= h i g h a d d r e s s then
i f ( mem enable = ’ 1 ’ ) then
i f w r i t e a c c e s s then
−− w r i t e c y c l e
data memory ( r o w a d d r e s s ) : = mem d in ;
mem d out <= ”
ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ” ;
e l s e
−− read c y c l e
mem d out <= data memory ( r o w a d d r e s s ) ;
end i f ;
e l s e
mem d out <= ”
ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ” ;
end i f ;
end i f ;
end loop ;
end p r o c e s s d a t a m e m o r y b e h a v i o r ;
end a r c h i t e c t u r e b e h a v i o r ;
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A.3.5 The Test Bench Input Data Reader
This module reads the input data for the filter application from a file.
l i b r a r y i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ,
i e e e . s t d l o g i c t e x t i o . a l l ,
work . n u m e r i c b i t . a l l ;
use s t d . t e x t i o . a l l ;
e n t i t y i n p u t g e n i s
port ( c l k : in s t d l o g i c ;
d a t a i n : out s t d l o g i c v e c t o r ( 3 1 downto 0 ) ;
o u t e n : in s t d l o g i c ) ;
end e n t i t y i n p u t g e n ;
a r c h i t e c t u r e b e h a v i o r of i n p u t g e n i s
begin
−− t h i s p r o c e s s r e a d s t h e i n p u t from a f i l e
r e a d i n p u t : p r o c e s s ( c l k ) i s
f i l e i n p u t f i l e : t e x t open read mode i s ” f i l t e r i n p u t ” ;
v a r i a b l e l i n e i n : l i n e ;
v a r i a b l e d a t a : s t d l o g i c v e c t o r ( 3 1 downto 0 ) ;
begin
i f r i s i n g e d g e ( c l k ) then
−− r e a d s i n p u t when an o u t p u t i s c o m p l e t e d
i f o u t e n = ’ 1 ’ then
r e a d l i n e ( i n p u t f i l e , l i n e i n ) ;
r e a d ( l i n e i n , d a t a ) ;
d a t a i n <= d a t a ;
i f e n d f i l e ( i n p u t f i l e ) then
a s s e r t f a l s e report ” S i m u l a t i o n i s comple t e . End of S t i m u l u s
F i l e ”
s e v e r i t y n o t e ;
end i f ;
end i f ;
end i f ;
end p r o c e s s r e a d i n p u t ;
end a r c h i t e c t u r e b e h a v i o r ;
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